آیسیهای ویدئو
محصولات (50)
TVP5150PBS - Ultralow-Power NTSC/PAL Video Decoder, 32-TQFP
The Texas Instruments TVP5150PBS is an ultralow-power NTSC/PAL video decoder housed in a 32-pin TQFP (PBS) package. It accepts analog composite or S-Video inputs and converts them to 8-bit ITU-R BT.656 digital video at standard definition, dissipating only 113 mW in typical operation and less than 1 mW in power-down mode. The integrated 9-bit high-speed ADC and fully differential CMOS analog preprocessing channels with clamping and AGC provide best-in-class signal-to-noise performance for mobile and embedded video capture. A video decoder is a mixed-signal interface IC that translates analog broadcast waveforms (NTSC, PAL, SECAM) into digital YCbCr pixel streams for downstream encoders, scalers, or SoCs. Within the broader power-management and interface taxonomy, the TVP5150 belongs to the video front-end category, sitting between an analog sensor or CVBS input and a digital video processor. Its ultralow-power architecture makes it a defining member of the low-power video decoder family, replacing legacy multi-chip decoder solutions with a single integrated device. Key features include support for NTSC (M, N, 4.43) and PAL (B, D, G, H, I, M, N) standards with ITU-R BT.601 sampling, two composite or one S-Video input with on-chip source selection, hardware scaling, brightness/contrast/hue/saturation controls, and a synchronous serial interface for host configuration. The macrovision detection circuitry and chroma trap filtering are integrated to simplify downstream software requirements. The TVP5150 uses a 27 MHz reference clock and produces ITU-R BT.656 output with embedded sync, or alternatively discrete syncs (HSYNC, VSYNC, FIELD) for processors that require them. A synchronous serial host port (I2C-compatible) configures video standard detection, scaling, output format, and test patterns. Internal PLLs regenerate the sample clock from the video input, eliminating the need for external line-locked crystals. Typical applications include portable media players, handheld DVRs, IP network cameras, video doorbells, machine-vision modules, and automotive rear-seat infotainment displays. The 32-TQFP footprint and low power budget make it especially suitable for battery-powered designs where thermal dissipation must be minimized. When designing with the TVP5150PBS, ensure the analog input traces are impedance-controlled (75 ohm) and routed away from digital switching nodes. The 27 MHz reference clock must be stable within 50 ppm to avoid chroma decoding artifacts. Decouple AVDD and DVDD separately with 0.1 uF and 10 uF ceramic capacitors placed within 5 mm of the supply pins. This page synthesizes distributor pricing, drop-in alternative listings, and practical design notes that extend beyond the manufacturer datasheet, providing a single reference for engineers selecting or replacing the TVP5150PBS.
VSP3200Y-2K - 16-Bit 8MSPS CCD Signal Processor | Texas Instruments
The Texas Instruments VSP3200Y-2K is a 16-bit, 8 MSPS, 3-channel analog front end (AFE) signal processor for CCD, CMOS, and CIS image sensors, housed in a 48-pin LQFP (7x7 mm) package and operating from a single +5V supply. An analog front end for image sensors is the circuit block between the imaging array and the digital image processor. It performs correlated double sampling (CDS) to remove reset noise and kTC noise from the CCD output, applies programmable gain to normalize signal amplitude across color channels, and digitizes the conditioned signal with a high-resolution ADC. Within the system hierarchy, the AFE sits inside the imaging signal chain: image sensor -> AFE (CDS + PGA + ADC) -> DSP/ASIC -> host interface. Key features of the VSP3200Y include three Correlated Double Samplers (CDSs) and three Programmable Gain Amplifiers (PGAs) that process CCD signals from 3-channel (RGB) scanners, a 16-bit conversion path running at up to 8 MSPS, dual output mode for flexible host interfacing, and single +5V operation that simplifies power tree design in desktop scanner platforms. Technically, the VSP3200Y integrates the complete analog processing chain for CCD signal conditioning: the CDS stages sample the pixel signal twice to cancel low-frequency drift and reset noise, the PGAs allow per-channel gain calibration, and the internal 16-bit ADC delivers 8 Msps throughput. Interface compatibility with the VSP3210 single-chip product, which is itself pin-to-pin compatible with the VSP3100 in demultiplexed output mode, provides a migration path for higher integration designs. Typical applications are flatbed and document scanners using CCD or CIS linear arrays, industrial inspection cameras, and desktop imaging peripherals that require 16-bit depth at moderate 8 MSPS speeds. A key design consideration is layout of the analog ground and the CCD output trace: keep the sensor-to-CDS input path short, guard it from digital output drivers, and provide a clean +5V rail with local decoupling, because residual reset noise not removed by the CDS directly limits the effective 16-bit resolution. This page synthesizes distributor inventory, drop-in alternatives, pricing tiers, and practical design notes not found in the manufacturer datasheet.