FPGA & CPLD
Produits (6666)
EPM3064ATI44-10 - 64-Macrocell MAX 3000A CPLD, TQFP-44 | Intel / Altera
The Intel / Altera EPM3064ATI44-10 is a 64-macrocell, 34-I/O member of the MAX 3000A family of high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Devices (CPLDs), housed in a 44-pin TQFP (industrial temperature grade, -40C to +85C) package with a 10 ns pin-to-pin delay. The device offers 1,250 usable gates, in-system programmability (ISP) via the built-in IEEE Std. 1149.1 JTAG interface, and 3.3 V core operation with 5.0 V tolerant I/O. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits in the hierarchy between simple SPLDs/PLDs and high-density FPGAs. Compared with FPGAs, CPLDs use non-volatile EEPROM or flash configuration memory (instant-on, no boot time) and a coarse-grained macrocell architecture optimized for wide combinational/registered logic, bus bridging, and glue-logic replacement. MAX 3000A belongs to the EEPROM-based CPLD category - LDO -> CPLD family -> programmable logic -> digital logic IC -> semiconductor - and competes with Xilinx XC9500XL, Lattice ispMACH 4000, and Microchip ATF1500 families. Key features include 64 macrocells across four logic array blocks (LABs), 34 user I/O pins, 10 ns pin-to-pin tPD, and counter speeds up to 227.3 MHz. MultiVolt I/O supports interfacing to 1.8 V, 2.5 V, 3.3 V and 5.0 V logic without external level shifters, while an internal charge pump supports in-system programming of the EEPROM array via the standard 4-pin JTAG (IEEE 1149.1) interface. Architecturally, the device combines a programmable interconnect array, four LABs each containing 16 macrocells, a global control signal network, and an IEEE 1149.1 boundary-scan test interface. The EEPROM configuration cell is rated for 100 program/erase cycles and provides instant-on behavior with zero configuration latency at power-up - a defining advantage over SRAM-based FPGAs in deterministic boot applications. Typical applications include industrial control glue logic, address decoding and bus interfacing, motor control peripheral expansion, legacy microcontroller peripheral replacement, and power-sequencing logic in telecom/networking backplane hardware. The wide operating temperature range and 5 V-tolerant I/O make the part particularly attractive for industrial and telecom designs where 3.3 V MCUs must interface to 5 V peripherals. When designing with this device, reserve JTAG pins (TDI, TDO, TMS, TCK) for ISP - they cannot be used as general-purpose I/O without disabling JTAG. Provide a clean 3.3 V supply with adequate bulk decoupling, since EEPROM programming transients draw additional current during in-system updates. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes not found in the manufacturer datasheet - enabling faster component selection for legacy CPLD redesigns.
EPM3064ATI44-10N - 64-Macrocell 3.3V ISP CPLD | Intel / Altera
The Intel (formerly Altera) EPM3064ATI44-10N is a 64-macrocell, 1250-usable-gate Complex Programmable Logic Device (CPLD) from the MAX 3000A family, housed in a 44-pin TQFP package. The "-10" speed grade denotes 10 ns pin-to-pin logic delay, and the "N" suffix indicates an industrial temperature range of -40C to +85C. According to the manufacturer datasheet, the device supports in-system programmability (ISP) through a built-in IEEE Std. 1149.1 JTAG interface and is also compliant with IEEE Std. 1532 for concurrent multi-vendor ISP. The EPM3064ATI44-10N operates from a 3.3 V core supply with VCCIO banks that can be tied to either 3.3 V or 2.5 V to support mixed-voltage I/O systems. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL-like macrocell arrays on a single chip with a programmable interconnect fabric. CPLDs sit in the broader taxonomy of programmable logic devices (PLDs), alongside FPGAs. Compared to FPGAs, CPLDs typically offer lower logic density, deterministic timing (no routing delays), instant-on non-volatile configuration, and a simpler development flow - making them ideal for glue logic, bus interfacing, and control state machines rather than high-density data-path processing. Key features include 64 macrocells, 34 user I/Os, four dedicated inputs, and a MultiVolt I/O architecture. The MAX 3000A architecture is built on CMOS EEPROM technology, providing non-volatile storage of the configuration bitstream so the device requires no external boot PROM and powers up instantly. Built-in boundary-scan (JTAG) test circuitry is included for board-level testability. Typical applications include bus decoding and address mapping, power-up sequencing for multi-rail systems, I/O expansion via I2C/SPI-to-parallel bridges, glue logic between microcontrollers and peripherals, and state-machine-based control logic in industrial, telecom, and consumer designs. The combination of 3.3 V ISP, JTAG support, and instant-on operation also makes the EPM3064ATI44-10N well-suited to legacy board redesigns where pin-compatible drop-in replacements are required for obsolete CPLDs. When designing with the EPM3064ATI44-10N, route the JTAG TMS, TCK, TDI, and TDO lines with proper termination and avoid stubs to maintain signal integrity for ISP. The four dedicated input pins are useful for global clock or asynchronous clear distribution across all macrocells without consuming user I/O resources. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes for the EPM3064ATI44-10N that go beyond the manufacturer datasheet alone.
EPM3064ATI44-10NAD - MAX 3000A 64-Macrocell CPLD 44-TQFP | Altera
The Altera (Intel) EPM3064ATI44-10NAD is a member of the MAX 3000A family of Complex Programmable Logic Devices (CPLDs), delivering 64 macrocells, 1,250 usable gates, and 34 user I/Os in a 44-pin TQFP (industrial temperature grade, -40C to +85C, 10 ns pin-to-pin delay). It features in-system programmability via IEEE Std. 1532-compliant JTAG, 3.3 V core operation with multi-voltage I/O support (3.3 V or 2.5 V on VCCIO), and a 4-pin JTAG interface (TMS, TCK, TDI, TDO) for ISP and boundary-scan testing. A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that combines multiple PAL-like macrocell arrays interconnected by a central programmable interconnect matrix. CPLDs are part of the digital logic family, sitting between simple PLDs (PALs/GALs) and FPGAs in terms of density and complexity. They are characterized by predictable timing (deterministic pin-to-pin delays), instant-on operation (no boot time), and low static power consumption, making them ideal for glue logic, bus interfacing, and control-plane applications where FPGAs would be over-specified. The EPM3064ATI44-10NAD offers 64 macrocells organized into 4 Logic Array Blocks (LABs) of 16 macrocells each, with a maximum of 34 I/O pins available in the 44-pin TQFP package. Programmable interconnect ties the LABs together, allowing wide combinatorial or registered logic functions to be synthesized. The 3.3 V core (VCCINT) operates from a single supply, while VCCIO can be independently driven at 3.3 V or 2.5 V to match downstream 2.5 V system logic without level shifters. With 10 ns tPD (pin-to-pin delay) and 4.5 ns tSU (setup time), the device supports control logic operating at frequencies up to approximately 100 MHz on internal logic. ISP via JTAG (IEEE 1532) allows in-field reconfiguration without removing the part from the board. The IC has multi-voltage capability, JTAG programming support, and is part of the established MAX 3000A family known for deterministic timing. Typical applications include industrial glue-logic replacement, address decoding and bus interfacing in legacy 3.3 V systems, state-machine and control-logic consolidation, peripheral chip-select generation, and power-sequencing logic for multi-rail systems. The -10N speed grade and 44-TQFP package remain widely available on the secondary market for legacy designs. When designing with the EPM3064ATI44-10NAD, pay attention to the dual-marking on the top of the package; some lots carry both 'EPM3064ATI44-10N' and 'EPM3064ATC44-7N' markings. Plan I/O bank assignments for VCCIO (3.3 V or 2.5 V) before synthesis to avoid level-mismatch issues, and reserve the JTAG pins (TMS/TCK/TDI/TDO) for ISP access only. This page synthesizes distributor pricing, drop-in same-family alternatives, and practical design notes for engineers maintaining or redesigning around the MAX 3000A family - information not consolidated on the manufacturer datasheet alone.
EPM3064ATI44-10NAE - MAX 3000A CPLD, 64 Macro, 34 I/O, 10ns | Intel
The Intel (formerly Altera) EPM3064ATI44-10NAE is a member of the MAX 3000A family of CMOS EEPROM-based Complex Programmable Logic Devices (CPLDs), delivering 64 macrocells, 1250 usable gates, and 34 user I/O pins in a 44-pin TQFP package. The "-10" speed grade specifies a 10 ns pin-to-pin logic delay (tPD), suitable for control logic and glue-logic functions up to roughly 100 MHz internal operation. The "AE" suffix indicates lead-free, RoHS-compliant industrial-temperature (-40 °C to +85 °C) material set. A CPLD (Complex Programmable Logic Device) is a non-volatile, instantly-on programmable logic device that sits between simple PLDs and FPGAs in the programmable logic hierarchy. It provides deterministic timing, predictable I/O behavior, and zero-configuration power-up, which makes it ideal for bus decoding, address mapping, state-machine control, and interface bridging. The MAX 3000A architecture combines an EEPROM process with a classic MAX-style logic-array-block (LAB) interconnect, enabling in-system programmability (ISP) via JTAG and unlimited erase/program cycles. Key features include 5.0 V tolerant I/O with VCCIO selectable between 2.5 V, 3.3 V, and 5.0 V; four dedicated inputs with JTAG boundary-scan support; a global Clear (GCLRn) and Output Enable (OE); per-macrocell flip-flops with selectable D, T, JK, or SR behavior; and Macros with both combinational and registered outputs. The device operates from a single 3.3 V core supply and supports MultiVolt I/O for mixed-voltage system integration. Typical applications include legacy industrial control boards, glue logic between microcontrollers and peripherals, address decoding in 8-bit/16-bit embedded systems, motor-control state machines, and JTAG-programmable bus interface bridges. The instant-on non-volatile configuration eliminates boot delays and external configuration memory. When designing, verify that target pin assignments are identical between source and destination designs, since MAX 3000A pinouts vary across density and package options. Always pull unused I/O pins to a defined logic level through the Quartus "Unused Pins" setting to minimize in-system current leakage. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the bare manufacturer datasheet, including lead-free marking guidance and same-footprint alternates for obsolete or out-of-stock scenarios.
EPM3064ATI44-4N - 64 Macro Cell 3.3V CPLD, 44-TQFP | Altera
The Altera (Intel) EPM3064ATI44-4N is a member of the MAX 3000A family of CMOS EEPROM-based Complex Programmable Logic Devices (CPLDs), delivering 1.25K usable gates, 64 macrocells, and a maximum operating frequency of 222.2 MHz in a 44-pin TQFP package with industrial temperature grade (-40C to +85C). It operates from a 3.3V core supply (VCCINT) with separate VCCIO pins that can be tied to either 3.3V or 2.5V, allowing mixed-voltage I/O interfacing with 5.0V-tolerant inputs. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that bridges the gap between simple PLDs and FPGAs. It combines multiple PAL-like macrocell blocks on a single chip with a programmable interconnect matrix, providing deterministic timing (fixed pin-to-pin propagation delay) and instant-on behavior because the configuration is stored in on-chip EEPROM rather than SRAM. CPLDs sit in the programmable logic hierarchy below FPGAs and above discrete glue logic, frequently replacing multiple 74-series TTL or CMOS logic packages in bus decoding, state-machine, and interface-bridging applications. Key features include 4.5 ns pin-to-pin logic delay (-4 speed grade), in-system programmability via the built-in IEEE Std. 1149.1 JTAG interface, IEEE Std. 1532 ISP compliance for concurrent multi-vendor programming, and 34 user I/O pins. The MAX architecture combines a programmable interconnect array with Logic Array Blocks (LABs), each containing 16 macrocells with configurable product-term logic, programmable registers, and internal feedback. The EEPROM configuration cell is rated for 100 program/erase cycles and supports boundary-scan testing compliant with IEEE 1149.1. Typical applications include bus decoding and address mapping, glue-logic replacement, state-machine controllers, peripheral interface bridging, power-on sequencing, and LED/display driving. Designers choose this device when deterministic timing, instant-on non-volatile configuration, and small logic density are needed in an industrial-temperature package. When designing with the EPM3064ATI44-4N, observe the dual-supply requirement: VCCINT (3.3V) powers the core while VCCIO (3.3V or 2.5V) sets output voltage levels. All JTAG signals (TCK, TMS, TDI, TDO) plus the dedicated DEV_CLRn, DEV_OE, and GCLK pins must be routed carefully to preserve signal integrity, and unused I/O pins should be left floating or driven to a defined state to minimize in-rush current during ISP. This page consolidates distributor pricing, drop-in MAX 3000A alternatives, and practical JTAG programming notes not found in the manufacturer datasheet alone.
EPM3064ATI44-7 - 64-Macrocell CPLD, 7.5ns, 44-TQFP | Altera
The Altera EPM3064ATI44-7 is a high-performance, EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, delivering 64 macrocells, 1,250 usable gates, and 34 user I/O lines in a 44-pin Thin Quad Flat Pack (TQFP) package with industrial temperature rating. It offers a 7.5 ns pin-to-pin propagation delay (tPD) and operates from a 3.0 V to 3.6 V single 3.3 V supply, with in-system programmability (ISP) compliant to IEEE Std. 1532. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL-like macrocell arrays with a programmable interconnect matrix, sitting between small SPLDs and FPGAs in the programmable logic taxonomy. The MAX 3000A family uses EEPROM cells to store configuration, so the device retains its logic on power-up without an external boot PROM - a key advantage over SRAM-based FPGAs in cost-sensitive and instant-on applications such as bus interface glue logic, I/O expansion, and power-up sequencing state machines. Key features include a 135.1 MHz internal fMAX, 3.3 V core operation, JTAG-based IEEE 1532 ISP, multi-volt I/O compatibility (the 'I' in TI44 denotes industrial temperature grade), and PCI SIG compliance for -4 through -10 speed grades per the MAX 3000A datasheet. The 44-TQFP footprint provides compact integration for board-constrained designs. Architecturally, the EPM3064ATI44-7 is built on a 0.30 µm CMOS EEPROM process with four Logic Array Blocks (LABs) of 16 macrocells each, an enhanced interconnect switch matrix (the 'FastTrack' interconnect), and dedicated inputs plus I/O pins that can be configured per pin as input, output, or bidirectional. The 'A' suffix designates the MAX 3000A generation with improved ISP and lower power versus the legacy MAX 3000 family. Typical applications include PCI bus interface glue logic, address decoding, power-up sequencing controllers, I/O expansion for microcontrollers without enough pins, and legacy system replacement where non-volatile, instant-on logic is required. Its 7.5 ns tPD comfortably meets 66 MHz PCI timing at 3.3 V. When designing with the EPM3064ATI44-7, ensure the JTAG chain (TCK, TMS, TDI, TDO) is properly terminated with 4.7 kΩ pull-ups on TCK per IEEE 1149.1, and reserve the four JTAG pins dedicated to ISP - they cannot be used as general-purpose I/O even when JTAG is unused. Decouple VCCINT and VCCIO pins with 0.1 µF ceramic capacitors placed within 3 mm of the package. This page synthesizes distributor pricing, drop-in CPLD alternatives, and practical design notes not aggregated in the manufacturer datasheet alone.
EPM3064ATI44-7N - MAX 3000A CPLD, 64 Macrocells, 44-TQFP | Altera
The Altera EPM3064ATI44-7N is a member of the MAX 3000A family of CMOS EEPROM-based Complex Programmable Logic Devices (CPLDs), delivering 1,250 usable gates and 64 macro cells in a 44-pin Thin Quad Flat Pack (TQFP) package. It operates at a maximum frequency of 135.1 MHz on a 3.3 V core supply, with I/O banks that are 5V-tolerant to support mixed-voltage system designs. The device is fabricated on a 0.30 µm EEPROM process that allows in-system programmability (ISP) via the IEEE 1149.1 JTAG interface, eliminating the need for a separate programmer. What is a CPLD? A Complex Programmable Logic Device is a non-volatile, flash/EEPROM-backed logic IC that bridges the gap between discrete glue logic and full FPGAs. It sits in the programmable logic hierarchy between simple PAL/GAL devices and SRAM-based FPGAs, offering deterministic pin-to-pin timing, instant-on behavior (no boot loader required), and the ability to implement glue logic, state machines, bus decoders, and peripheral bridges in a single chip. The MAX 3000A architecture uses a classic interconnect array (the Programmable Interconnect Array, or PIA) that routes signals between logic array blocks (LABs), making it well-suited for high-fanout and wide-combinatorial designs. Key features include 34 user I/O pins, four dedicated input pins for clocking, multiVolt I/O support for 1.8V/2.5V/3.3V/5V mixed-voltage interfacing, in-system programmability via JTAG, and a commercial operating temperature grade (the trailing -7 indicates 7 ns pin-to-pin logic delay; the 'I' denotes industrial temperature range and 'N' denotes lead-free / RoHS compliance). The TQFP-44 package provides surface-mount assembly on standard 0.8 mm pitch footprints. Typical applications include bus-interface bridging, address decoding and glue logic in microcontroller designs, peripheral expansion for ASICs and processors, power-up sequencing, and low-density state-machine replacement. The instant-on, non-volatile nature makes it especially attractive for safety-critical or boot-time-sensitive applications. When designing with the EPM3064ATI44-7N, ensure the JTAG chain is properly terminated with the TCK pull-down and TMS pull-up resistors as specified in the datasheet. The 5V-tolerant I/O simplifies interfacing to legacy 5V logic without level shifters, but pay attention to VCCIO bank voltages during mixed-voltage designs.
EPM3128AFC256-7N - 128-Macro 7.5ns MAX 3000A CPLD | Altera
The Altera EPM3128AFC256-7N is a high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, delivering 2,500 usable gates and 128 macro cells in a 256-pin FineLine BGA package. Per the manufacturer datasheet, the device features a 7.5 ns pin-to-pin propagation delay, 192.3 MHz internal fMAX, and 98 user I/Os operating from a 3.3 V core supply with selectable 2.5 V or 3.3 V VCCIO bank support. A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic device that combines multiple PAL/GAL-like macro-cell arrays on a single chip, interconnected via a programmable switch matrix. CPLDs are part of the broader Programmable Logic Device (PLD) hierarchy (CPLD -> PLD -> programmable logic -> digital IC -> semiconductor) and are commonly positioned alongside FPGAs as deterministic, low-latency, instant-on glue-logic solutions. Unlike SRAM-based FPGAs, MAX 3000A CPLDs store their configuration in on-chip EEPROM, enabling instant operation at power-up with no external boot device. Key features include 3.3 V in-system programmability compliant with IEEE Std. 1532 (multi-vendor concurrent ISP), Joint Test Action Group (JTAG) boundary-scan test support per IEEE Std. 1149.1, and four input pins per macro cell. The 7.5 ns propagation delay makes the device suitable for high-speed decoder, encoder, and bus-interface logic, while the 98 user I/Os accommodate wide parallel buses and memory interfaces. The EPM3128AFC256-7N employs a MAX (Multiple Array matriX) architecture that pairs 16 logic array blocks (LABs) with a global interconnect matrix. Each LAB contains 16 macro cells fed by a shared programmable-AND/fixed-OR array, and the EEPROM cell provides non-volatile, reprogrammable configuration storage rated for at least 100 erase/program cycles per the datasheet. The device is designed for 3.3 V core operation and supports 5.0 V tolerant inputs via over-voltage tolerance circuitry on user I/O pins. Typical applications include high-speed bus bridging, address decoding, peripheral glue logic in microcontroller and microprocessor systems, DSP glue logic, and interface translation between 3.3 V and 2.5 V logic domains. The 256-pin FineLine BGA (FBGA) package offers compact placement with a 1.0 mm ball pitch, well suited to space-constrained designs on multi-layer PCBs. When designing with this device, ensure the VCCINT (3.3 V) and VCCIO (3.3 V or 2.5 V) rails are properly decoupled near the BGA. Confirm that JTAG chain order is consistent with the board test strategy and that the EPM3128AFC256-7N device-ID is mapped correctly in the ByteBlaster or USB-Blaster programmer software. Industrial-temperature variants should be selected for -40C to +85C environments. This page synthesizes distributor pricing, parametric comparisons, and drop-in alternatives drawn from the EPM3128AFC256 family plus MAX 3000A cross-references - information not collected in any single manufacturer datasheet.
EPM3128AFI256-10N - MAX 3000A CPLD, 128 Macros, 256-FBGA | Altera
The Altera (Intel) EPM3128AFI256-10N is a member of the MAX 3000A family of high-performance, low-cost CMOS EEPROM-based complex programmable logic devices (CPLDs), delivering 128 macro cells, 98 user I/Os, and 2.5K gates of logic integration in a 256-ball FineLine BGA package with a -10 speed grade (10 ns pin-to-pin delay). A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-style macro cell arrays with a central interconnect matrix, providing deterministic, single-clock-cycle propagation delays for glue logic, bus interfacing, and state-machine implementation. The MAX 3000A family sits within the broader programmable logic hierarchy: CPLD -> programmable logic device (PLD) -> digital logic IC -> semiconductor. CPLDs complement FPGAs by offering instant-on, EEPROM-based configuration and predictable timing, which is why they remain preferred for I/O expansion, address decoding, and power-sequencing controllers. The EPM3128AFI256-10N features 4.5-ns pin-to-pin logic delays on internal macros and supports counter frequencies up to 227.3 MHz. The MultiVolt I/O interface allows the 3.3-V core to communicate with 5.0-V, 3.3-V, and 2.5-V logic levels without external level shifters, simplifying mixed-voltage board designs. In-system programmability (ISP) via JTAG enables field updates without removing the device from the board. The PCI SIG PCI Local Bus Specification Revision 2.2 compliance across all speed grades (-4, -5, -6, -7, -10) makes it directly usable on PCI bus interfaces. Architecturally, the MAX 3000A device uses a classic MAX-style logic array block (LAB) organization with a programmable interconnect array (PIA) and a per-macro-cell product-term allocator. Each macro cell contains a programmable AND/OR array feeding a configurable flip-flop, giving the designer full synchronous or combinatorial control. The EEPROM configuration cell technology provides non-volatile storage that retains the bitstream through power cycles without an external configuration PROM. Typical applications include PCI/CompactPCI bus interface glue logic, JTAG-controlled I/O expansion for microprocessors and DSPs, industrial control state machines, address decoding for memory-mapped systems, and power-supply sequencing controllers. The 256-FBGA package supports high-density board designs where 98 user I/Os are needed within a compact footprint. When designing with this device, plan for 3.3-V core supply and observe the MultiVolt I/O bank restrictions when mixing 5.0-V and 2.5-V peripherals on the same device. The -10 speed grade is the slowest in the family - upgrade to -7 or -5 for timing-sensitive PCI or high-frequency state machines. According to the manufacturer datasheet, the device supports ISP via the JTAG interface per IEEE Std 1149.1. This page synthesizes distributor stock levels, drop-in alternatives within the MAX 3000A family, and practical design notes not consolidated in the manufacturer datasheet.
EPM3128ATC100-10 - MAX 3000A 128-Macrocell CPLD, 10ns TQFP-100 | Intel / Altera
The Intel / Altera (formerly Altera) EPM3128ATC100-10 is a member of the MAX 3000A family of CMOS EEPROM-based Complex Programmable Logic Devices (CPLDs), delivering 128 macrocells, 80 user I/Os, and a 10 ns pin-to-pin propagation delay in a 100-pin TQFP package. It operates from a 3.3 V core supply with MultiVolt I/O that is compatible with 5.0 V, 3.3 V, and 2.5 V logic levels, enabling drop-in interfacing with mixed-voltage buses and legacy TTL parts. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL-like logic blocks on a single chip with a programmable interconnect matrix. CPLDs sit in the programmable logic hierarchy between simple PLDs (PAL/GAL) and FPGAs, offering instant-on behavior, deterministic timing, and EEPROM-based configuration that retains bitstream without external boot memory. The MAX 3000A family specifically targets glue-logic, bus-interface, and PCI-compliant bridge applications where low cost, predictable timing, and in-system programmability (ISP) outweigh the need for FPGA-class logic density. Key features of the EPM3128ATC100-10 include in-system programmability compliant with IEEE Std. 1532 for concurrent ISP across vendors, MultiVolt I/O (5.0 V / 3.3 V / 2.5 V tolerant), PCI-SIG-compliant timing for local-bus interfacing, and a 100-pin TQFP footprint with 80 usable I/Os. The non-volatile EEPROM configuration cell eliminates the need for external configuration memory and provides instant-on operation at power-up. Architecturally, the device uses Altera's classic MAX architecture with Logic Array Blocks (LABs), a programmable interconnect array (PIA), and per-macrocell flip-flops with selectable clear/preset and clock options. The 3.3 V core and 5 V-tolerant I/Os are fabricated on a CMOS EEPROM process that supports ISP through the JTAG (IEEE 1149.1 / IEEE 1532) interface. Counter frequencies reach 227.3 MHz, and the pin-to-pin delay of 10 ns in this speed grade suits state-machine and address-decoding tasks. Typical applications include PCI bus interface glue logic, address decoding and chip-select generation in embedded systems, glue logic between microprocessors and peripherals, bus-width translation between 5 V MCUs and 3.3 V peripherals, and power-up sequencing logic in industrial controllers. The wide MultiVolt I/O range and PCI-compliant timing make it especially attractive for legacy industrial designs migrating between logic families. When designing with this part, ensure that input signals conform to the I/O standard's VCCIO rail and observe the JTAG (IEEE 1149.1) tap connection requirements for ISP. Note that the EPM3128ATC100-10 is a mature, mature-lifecycle device suitable for long-life programs but typically sourced through authorized distributors due to limited active manufacturing. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes not found in the manufacturer datasheet alone, giving engineers a single source for selection, replacement, and lifecycle context.
EPM3128ATC100-10N - 128-Macrocell MAX 3000A CPLD, 10ns, TQFP-100 | Intel
The Intel (formerly Altera) EPM3128ATC100-10N is a 128-macrocell, 80-user-I/O Complex Programmable Logic Device (CPLD) from the MAX 3000A family, housed in a 100-pin Thin Quad Flat Pack (TQFP-100) package with a 10 ns pin-to-pin propagation delay. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-style macrocell arrays with a central programmable interconnect matrix. CPLDs sit in the hierarchy between simple SPLDs (PALs/GALs) and larger FPGAs, offering deterministic, single-clock-cycle propagation delays and instant-on non-volatile configuration. The MAX 3000A family uses CMOS EEPROM configuration memory, IEEE Std. 1532-compliant in-system programmability (ISP), and belongs to the broader power-management and logic-IC semiconductor category. Key features include 128 macrocells (2500 usable gates), 80 user I/O pins, an internal fMAX of 98 MHz (per the FPGAkey datasheet summary), 3.3 V VCCINT operation, and selectable 3.3 V or 2.5 V VCCIO banks for mixed-voltage I/O. The device is pin-compatible with other MAX 3000A 100-pin TQFP variants and supports JTAG-based boundary-scan testing alongside ISP. The non-volatile EEPROM cells eliminate the need for an external boot PROM and the part powers up instantly in a user-defined state. Architecturally, the EPM3128ATC100-10N organizes its 128 macrocells into 8 Logic Array Blocks (LABs) of 16 macrocells each, connected through a Programmable Interconnect Array (PIA). Each macrocell contains a programmable AND/OR array feeding a configurable flip-flop with product-term clock, clear, and preset controls, supporting combinatorial, registered, and buried logic without consuming I/O. Typical applications include I/O expansion and bus bridging on legacy glue-logic boards, address decoding and interrupt steering on industrial controllers, state-machine replacement in white-goods motor control, and pin-compatible MAX 3000A migration paths. Designers in factory automation, telecom line cards, and embedded computing rely on this part for deterministic timing and field-reprogrammability. Designers should pay attention to VCCIO bank configuration: 3.3 V allows direct interface to 3.3 V logic, while 2.5 V setting enables 2.5 V system compatibility. The I/O pins share a common bus-friendly structure but each LAB region can source/sink up to 25 mA per pin with proper thermal management across the 100-pin TQFP (θJA around 35-40 °C/W depending on PCB copper). Avoid daisy-chaining JTAG; use a star topology for ISP chains longer than 4 devices. This page synthesizes distributor pricing, IEEE Std. 1532 ISP-compatible drop-in alternatives, and practical design notes not consolidated in the manufacturer datasheet alone. Real-time stock and parametric comparison are derived from DigiKey, Mouser, Octopart, and LCSC as of 2026-09-12.
EPM3128ATC100-10NS - MAX 3000A CPLD, 128 Macro, 100-TQFP | Intel
The Intel EPM3128ATC100-10NS is a member of the MAX 3000A family of Complex Programmable Logic Devices (CPLDs), offering 128 macro cells and 80 user I/O pins in a 100-pin Thin Quad Flat Pack (TQFP) package with 10 ns pin-to-pin logic delay. It operates from a 3.3 V core supply and supports MultiVolt I/O, which allows its I/O banks to interface with 5.0 V, 3.3 V, or 2.5 V logic levels by powering VCCIO at the appropriate rail. The device provides in-system programmability (ISP) compliant with IEEE Std. 1532, enabling concurrent programming across multiple PLD vendors. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-like macro-cell arrays with a programmable interconnect matrix. It sits between simple logic gates and FPGAs in the programmable logic hierarchy and is widely used for glue logic, bus interfacing, state-machine control, and power-up sequencing in digital systems. The MAX 3000A family belongs to Intel's (formerly Altera's) classic CPLD portfolio, providing instant-on, deterministic timing, and high pin-to-pin speed that FPGAs cannot match for small, fast, fixed-function blocks. Key features of the EPM3128ATC100-10NS include 4.5 ns pin-to-pin logic delays with counter frequencies up to 227.3 MHz, programmable interconnect that allows any pin to drive any macro cell or I/O, and JTAG-based boundary-scan testing per IEEE 1149.1. The 80 available I/O pins (out of 100 total package pins) share 4 dedicated input clocks and a global clear network, while 3.3 V core operation keeps power dissipation low for industrial and consumer applications. Architecturally, the device uses EEPROM-based configuration cells, providing non-volatile storage that retains the logic design without external memory. The MAX 3000A macro cells implement sum-of-products logic with configurable flip-flops and a wide fan-in AND-OR structure, while the interconnect matrix (the so-called "Programmable Interconnect Array" or PIA) routes signals between logic array blocks with predictable timing. Typical applications include bus-interface bridging, address decoding and chip-select generation, state-machine and sequencer implementation, power-up and reset sequencing, peripheral I/O expansion, and glue-logic replacement of discrete 74-series TTL. Its 5 V-tolerant I/O and fast propagation delay also suit industrial control and motor-drive front ends. When designing with this device, ensure VCCINT is a regulated 3.3 V and VCCIO is set according to the I/O logic level. Decoupling must include 0.1 uF and 1 uF capacitors placed within 5 mm of each supply pin. JTAG chain order should be planned before PCB layout to avoid re-spinning the board for testability. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet. The EPM3128ATC100-10NS is the extended-temperature (N suffix) variant of the EPM3128ATC100-10.
EPM3128ATC100-5 - MAX 3000A CPLD, 128 Macrocells, 5ns TQFP-100
The Intel (formerly Altera) EPM3128ATC100-5 is a high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, delivering 128 macrocells, 80 user I/Os, and a 5 ns pin-to-pin propagation delay in a 100-pin TQFP package. The device operates from a 3.3 V supply and supports 3.3-V in-system programmability (ISP) compliant with the IEEE Std. 1532 specification, enabling concurrent ISP across multi-vendor PLD platforms. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-like macrocell blocks interconnected by a programmable switch matrix. CPLDs sit between simple SPLDs and FPGAs in the programmable logic hierarchy - they offer deterministic timing (fixed pin-to-pin delays), instant-on operation from EEPROM configuration memory, and higher logic density than discrete PAL/GAL devices while consuming less power and providing more predictable timing than most FPGAs. The MAX architecture integrates logic array blocks (LABs), an interconnect matrix, I/O control blocks, and the in-system programming engine into a single CMOS die. Key features of the EPM3128ATC100-5 include 2,500 usable gates, 80 programmable I/O pins (each configurable as input, output, or bidirectional), four dedicated input pins, a global clear signal, and output drivers programmable for 2.5 V or 3.3 V while all inputs are 2.5 V, 3.3 V, and 5.0 V tolerant. The device supports JTAG boundary-scan testing per IEEE Std. 1149.1, has programmable security bits for design protection, and provides a typical counter frequency of 192.3 MHz. The commercial temperature grade spans 0 °C to 70 °C, and the TQFP-100 package offers a low-profile surface-mount footprint suited to high-density PCB designs. Typical applications for the EPM3128ATC100-5 include bus interface bridging (e.g., PCI-to-ISA glue logic), address decoding and chip-select generation, state-machine and sequencer implementation, I/O expansion and level translation between 5 V and 3.3 V domains, and glue-logic replacement of discrete 74-series TTL parts. It is widely used in industrial controllers, telecom base-station control boards, and legacy design refreshes where deterministic timing, instant-on behavior, and in-field reprogrammability are required. When designing with this device, allocate sufficient decoupling (0.1 µF per supply pin), observe the IEEE 1149.1 JTAG chain if multiple devices share the bus, and confirm Quartus II / MAX+PLUS II software support for the -5 speed grade. The 'A' suffix denotes the enhanced MAX 3000A family; the -5 suffix indicates the 7.5 ns (or 5 ns commercial) speed grade, which is the slowest of the MAX 3000A speed grades.
EPM3128ATC100-5N - MAX 3000A CPLD, 128 Macrocells, 80 I/O | Intel
The Intel (formerly Altera) EPM3128ATC100-5N is a high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, delivering 128 macrocells and 80 user I/Os in a 100-pin TQFP (TC100) package. The device operates from a single 3.3 V supply and supports pin-to-pin propagation delays as fast as 5 ns with internal counter speeds reaching 192.3 MHz, making it well suited for high-speed glue-logic, bus-interface, and state-machine applications. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that combines multiple PAL/GAL-like macrocell arrays with a central programmable interconnect matrix. CPLDs sit hierarchically between simple SPLDs (PALs/GALs) and large FPGAs, offering deterministic timing, instant-on EEPROM configuration, and densities in the hundreds-to-thousands of gates range. The MAX 3000A architecture used in the EPM3128ATC100-5N is fabricated on 5.0 V-tolerant EEPROM CMOS technology with 3.3 V core and I/O supply rails, providing up to 10,000 usable gates and IEEE Std. 1532-compliant in-system programmability (ISP). Key features include 128 macrocells organized in 8 Logic Array Blocks (LABs) of 16 macrocells each, 80 user I/Os with individual programmable slew rate and bus-hold options, JTAG boundary-scan test (IEEE 1149.1), 3.3 V or 2.5 V VCCIO selectable output levels, and multiVolt I/O support for interfacing with 5.0 V, 3.3 V, and 2.5 V systems. The device is offered in commercial 0 C to +70 C temperature grade and supports 100% in-system programmability through the JTAG interface, eliminating the need for external programmers. The EPM3128ATC100-5N employs an enhanced MAX architecture with a global interconnect matrix that routes LAB-to-LAB signals with predictable, deterministic delays independent of placement. Each macrocell contains a programmable AND/OR array, a flip-flop with programmable clear/preset, and a configurable I/O cell. The 5 ns speed grade (the -5 suffix) targets glue-logic applications such as address decoding, bus arbitration, interrupt handling, and register-based state machines where fast deterministic timing is required. Typical applications include bus interface bridging in telecom and networking equipment, address decoding and interrupt management in embedded systems, register/glue logic replacement in industrial controllers, and PCI/ISA bus interface logic in legacy computer designs. The 100-pin TQFP package provides a familiar footprint for drop-in compatibility with the broader MAX 3000A family and is widely supported by the Quartus II / MAX+PLUS II development toolchains. When designing with this device, ensure proper decoupling with 0.1 uF and 10 uF capacitors placed close to each VCC and VCCIO pin. The JTAG TMS, TCK, TDI, and TDO pins require 4.7 kohm pull-up resistors for reliable in-system programming. For multi-voltage designs, the VCCIO pins can be tied to 2.5 V to support 2.5 V logic families. The -5 speed grade balances speed and cost; for higher performance, consider the -4 grade, and for lower power/cost, the -7 or -10 grades are pin-compatible alternatives. This page synthesizes distributor stock and pricing data, a verified list of drop-in TQFP-100 alternatives within the MAX 3000A family, and practical design notes that complement the official MAX 3000A Family Data Sheet and the Quartus II programming handbook.
EPM3128ATC100-7 - MAX 3000A CPLD, 128 Macro Cells, 100-TQFP | Intel
The Intel (formerly Altera) EPM3128ATC100-7 is a 128-macro-cell member of the MAX 3000A family of in-system programmable CMOS Complex Programmable Logic Devices (CPLDs), offering 2.5K typical gates, an 80 I/O count, a 7.5 ns pin-to-pin propagation delay, and a 129.9 MHz internal counter frequency, all housed in a 100-pin TQFP (14x14 mm) commercial-temperature package. The MAX 3000A family operates from a single 3.3 V supply, integrates the IEEE Std. 1532-compliant In-System Programmability (ISP) interface, and is fabricated on an EEPROM-based process that allows non-volatile configuration retention without an external boot memory. A Complex Programmable Logic Device (CPLD) is a non-volatile, multi-macrocell programmable logic IC used to implement glue logic, bus decoding, state machines, and interface bridging in digital systems. CPLDs sit between discrete 74-series logic and larger FPGAs in the programmable-logic hierarchy: PAL -> PLA -> CPLD -> FPGA. Unlike SRAM-based FPGAs, CPLDs retain their configuration through power cycles and typically offer deterministic, sub-10 ns pin-to-pin delays, which is why they are favored for asynchronous bus interfaces, control-path glue logic, and system-reset sequencing. The EPM3128ATC100-7 highlights four key features that drive its selection. First, the -7 speed grade yields a 7.5 ns tPD with a 129.9 MHz fCNT, faster than the -10 (10 ns) and -15 (15 ns) speed grades, which improves timing margins in performance-critical glue logic. Second, the 128 macro cells and 80 user I/Os are organized as four Logic Array Blocks (LABs) with 36 signals per LAB, providing broad connectivity for wide bus interfaces. Third, the device is 3.3 V core and I/O with 5.0 V tolerant I/O on selected pins, simplifying mixed-voltage bridging between 5 V microcontrollers and 3.3 V peripherals. Fourth, the IEEE 1532 ISP allows field upgrades via JTAG without removing the device from the board. At the architecture level, each macro cell contains a programmable AND/OR array feeding a configurable register, and the interconnect is a continuous FastTrack channel that links all LABs. The non-volatile EEPROM cell eliminates the need for a configuration PROM and removes the inrush issues associated with SRAM FPGA boot. The 100-pin TQFP package has a thermal resistance consistent with commercial (0C to 70C) operation, and the plastic 14x14 mm body drops onto standard 0.5 mm-pitch footprints compatible with hand-soldering and reflow. Typical applications include peripheral bus decoding and address-latch generation for legacy 80-series microcontrollers, glue logic between processors and memory in industrial control boards, JTAG-controlled board-test multiplexers, and 5 V-to-3.3 V voltage translation with handshaking logic. The combination of non-volatile storage, sub-10 ns delays, and 5 V tolerance makes the EPM3128ATC100-7 particularly suitable for legacy industrial systems where reliability and predictable timing outweigh raw logic density. A key design consideration is the speed-grade trade-off: the -7 grade is the fastest of the EPM3128 family but consumes more dynamic current than the -10 and -15 grades. For battery-backed or thermally constrained boards, the -10N variant (EPM3128ATC100-10N) offers an identical pinout at the cost of 2.5 ns of additional tPD. The industrial-temperature (-40C to +85C) EPM3128ATI100-7N variant should be chosen for harsh-environment deployments. This page consolidates distributor stock, parametric cross-references, and PCB-level design guidance for the EPM3128ATC100-7, providing engineering context beyond the raw datasheet PDF.
EPM3128ATC100-7N - MAX 3000A 128-Macrocell CPLD, 7.5 ns, TQFP-100 | Intel (Altera)
The Intel (formerly Altera) EPM3128ATC100-7N is a 128-macrocell member of the MAX 3000A family of high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Devices (CPLDs), supplied in a 100-pin TQFP package with 80 usable I/Os. Built on Altera's MAX architecture, the device supports up to 10,000 usable gates with pin-to-pin delays as fast as 7.5 ns in the -7 speed grade and counter frequencies up to 227.3 MHz. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL-like logic blocks with a programmable interconnect matrix, providing deterministic, instant-on glue logic and I/O expansion. Within the programmable-logic taxonomy, CPLDs sit alongside FPGAs as the highest-density members of the programmable-logic hierarchy, but they excel at predictable timing, fast input-to-output propagation, and operation without external configuration memory - features that make them ideal for bus interfacing, address decoding, and control logic. Key features include 3.3-V core operation with MultiVolt I/O supporting 5.0-V, 3.3-V, and 2.5-V logic levels, in-system programmability (ISP) through the IEEE 1532 / JTAG interface, and a 4.5-ns pin-to-pin delay available on faster speed grades. The device offers four dedicated inputs and a global clear capability, and its non-volatile EEPROM cells retain configuration without a boot PROM. Architecturally, the EPM3128ATC100-7N implements 128 macrocells organized into Logic Array Blocks (LABs) with a programmable AND/OR array and product-term allocation. The MAX 3000A family shares a common architecture with MAX 7000/7000AE devices, which simplifies design migration through Altera's legacy MAX+PLUS II and Quartus II toolchains. Typical applications include address decoding and bus interfacing in microcontroller and DSP systems, glue-logic consolidation in industrial controllers, peripheral I/O expansion, and legacy system modernization where instant-on deterministic logic is required. Designers also deploy it in PCI bus interface glue logic, motor-control feedback conditioning, and discrete-logic replacement on legacy boards. When designing with this device, ensure 3.3-V core supply stability with adequate bulk decoupling near the TQFP-100 power pins. Verify that I/O bank voltage rails match the driven/received logic levels (5.0-V tolerant I/O on a 3.3-V VCCIO is supported, but not vice versa). For new designs, consider MAX II or MAX V devices for lower power and migration continuity. This page synthesizes distributor pricing, drop-in alternatives from the Site MPN list, and practical design notes not found in the manufacturer datasheet alone, giving procurement and engineering teams a single decision-grade reference.
EPM3128ATC144-10 - 128-Macro MAX 3000A CPLD | Altera | TQFP-144
The Intel (formerly Altera) EPM3128ATC144-10 is a high-performance, low-cost 3.3V CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, packaged in a 144-pin TQFP (TQ144) and offering 128 macro cells with 96 user I/Os. According to the MAX 3000A family datasheet, this device provides approximately 2,500 usable gates and a pin-to-pin propagation delay of 10 ns (speed grade -10), making it well-suited for high-volume glue-logic, bus-interface, and state-machine applications. What is a CPLD? A Complex Programmable Logic Device is a non-volatile programmable logic IC that sits between simple 22V10-style PAL/GAL devices and larger FPGAs. CPLDs use a coarse-grained architecture of macro cells interconnected by a central global interconnect, with on-chip EEPROM (or flash) configuration memory. They typically offer very predictable timing (fixed pin-to-pin delays), instant-on behavior, and high drive capability, making them ideal for I/O expansion, address decoding, bus arbitration, and power-sequencing glue logic. Within the programmable logic taxonomy, a CPLD belongs to the broader class of programmable logic devices (PLDs), which themselves are a subset of standard logic ICs. Key features of the EPM3128ATC144-10 include 3.3V in-system programmability (ISP) compliant with the IEEE Std. 1532 specification, a JTAG boundary-scan test interface (IEEE Std. 1149.1), and counter speeds of up to 227.3 MHz on internal logic. The device supports multi-voltage I/O operation, allowing its I/O pins to interface with 1.5V, 1.8V, 2.5V, and 3.3V logic families. The MAX 3000A architecture combines deterministic timing with low power consumption (standby current typically in the microampere range) and industrial temperature-grade options for harsh environments. Architecturally, the EPM3128ATC144-10 divides its 128 macro cells into four Logic Array Blocks (LABs), each containing 16 macro cells. Each macro cell integrates a programmable AND/OR array with a configurable flip-flop, enabling efficient implementation of both combinational and registered logic. The central interconnect routes signals between LABs and to the I/O pins with a fixed, deterministic delay that does not depend on routing density. Typical applications include I/O expansion for microcontrollers and ASICs, address decoding for memory and peripheral buses, glue logic between processors and peripherals, state-machine controllers in industrial automation, bus-interface bridges (PCI to ISA, parallel-to-serial conversion), and power-supply sequencing in multi-rail systems. Its instant-on non-volatile configuration is particularly valuable in systems that must be operational immediately after power-up without firmware loading delays. When designing with the EPM3128ATC144-10, ensure that your JTAG chain ordering matches the device's TDI-to-TDO sequence and that the ISP programming voltage timing complies with IEEE 1532 requirements. A common pitfall is using the wrong I/O bank voltage configuration for mixed-voltage systems - consult the MAX 3000A datasheet to confirm each I/O bank's supply rail. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone, helping engineers quickly evaluate the EPM3128ATC144-10 for new designs and legacy maintenance.
EPM3128ATC144-10N - 128-Macro MAX 3000A CPLD, 144-TQFP | Intel
The Intel EPM3128ATC144-10N is a 128-macrocell member of the MAX 3000A family of in-system-programmable (ISP) CMOS EEPROM-based Complex Programmable Logic Devices (CPLDs). It integrates up to 2,500 usable gates, 128 macrocells, and 96 user I/Os in a 144-pin Thin Quad Flat Pack (TQFP) package, operating from a single 3.3 V supply. The -10 speed grade delivers a pin-to-pin propagation delay (tPD) of 10 ns and counter frequencies up to 98 MHz. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-like logic blocks with a centralized interconnect matrix. CPLDs sit between simple SPLDs/PALs and FPGAs in the programmable-logic hierarchy, offering deterministic timing (fixed pin-to-pin delay), instant-on EEPROM configuration, and simple integration of glue logic, state machines, and bus interfaces. MAX 3000A devices target low-cost, high-volume glue-logic, interface bridging, and bus-decoding applications where predictable timing and ISP convenience outweigh the density of an FPGA. Key features of the EPM3128ATC144-10N include 128 macrocells organized into 8 Logic Array Blocks (LABs), a MultiVolt I/O interface that supports 3.3 V, 2.5 V, and 1.8 V logic levels on the same device, built-in boundary-scan test (BST) circuitry compliant with IEEE 1149.1 (JTAG), and ISP circuitry compliant with IEEE 1532. The architecture also provides four pin-locked JTAG instructions, JTAG-based in-system programming, and an open-drain or programmable pull-up option on every I/O pin. The MAX 3000A architecture uses EEPROM-based configuration cells, allowing instant-on behavior at power-up with no external configuration memory. Each macrocell contains a programmable AND/OR array, a flip-flop with selectable clear/clock/preset, and a wide range of product-term allocation options including parallel expanders and shareable expanders. The global interconnect matrix provides predictable, fixed-delay paths from any I/O pin to any macrocell — a key advantage over SRAM-based FPGAs in real-time control loops. Typical applications include bus-interface bridging (e.g., 8-bit/16-bit microcontroller-to-peripheral glue), address decoding and chip-select generation, power-sequencing logic, state-machine replacement for discrete 74-series logic, and JTAG-based board-level test integration. The wide MultiVolt I/O range also makes the part attractive as a level shifter between 5 V legacy devices and 3.3 V/1.8 V processors. When designing with this device, allocate I/O pins carefully during logic synthesis to avoid routing congestion and respect the 96-user-I/O limit when assigning bank-level voltage references. Decoupling should follow the MAX 3000A reference design: a 0.1 µF ceramic capacitor on every VCCIO bank pin placed within 5 mm of the package, with one bulk 10 µF tantalum or ceramic cap on the VCCINT rail. This page synthesizes verified distributor pricing, same-package drop-in alternatives, and practical design notes that complement the manufacturer datasheet.
EPM3128ATC144-5 - MAX 3000A CPLD, 128 Macrocells, 5ns | Altera
The Altera EPM3128ATC144-5 is a member of the MAX 3000A family of high-performance, low-cost CMOS EEPROM-based complex programmable logic devices (CPLDs), delivering 128 macrocells, 2,500 system gates, and a 7.5 ns propagation delay in a 144-pin TQFP (TQ144) package rated for commercial 0C to 70C operation. Built on a multi-volt, multi-vendor in-system programmable (ISP) architecture, the device operates from a 3.3 V core supply and supports 5.0 V, 3.3 V, and 2.5 V multi-volt I/O interfacing, allowing direct connection to legacy and modern logic families without external level shifters. The MAX 3000A non-volatile ISP is compliant with the IEEE Std. 1532 specification, allowing concurrent ISP from multiple PLD vendors. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that combines multiple PAL-like macrocell arrays on a single die, connected through a programmable interconnect matrix. The MAX 3000A family belongs to the broader hierarchy: CPLD -> programmable logic device (PLD) -> logic IC -> semiconductor. CPLDs are typically chosen over FPGAs for glue-logic, bus-interface, state-machine, and power-up deterministic applications because their EEPROM configuration cells boot in microseconds, not milliseconds, and retain state without external boot memory. Key features include 128 macrocells arranged in 8 logic array blocks (LABs), 250 usable I/O pins within the package (with 96 user I/Os exposed externally per the 144-pin TQFP), two global clock networks with clear and clock-enable control on every register, programmable interconnect, JTAG boundary-scan testing, and built-in IEEE 1149.1 (JTAG) support. The -5 speed grade corresponds to a 7.5 ns pin-to-pin propagation delay (tPD), supporting designs with up to 192.3 MHz internal counter performance. Power consumption is typically 130 mA at 3.3 V, with standby current as low as 5 mA. The architecture is built on 0.30 um CMOS EEPROM technology with four layers of metal interconnect, exposing the user to a deterministic timing model. The MAX 3000A delivers predictable, simulator-friendly timing across Pterms, LABs, and the interconnect matrix (PIA), with no hidden routing delays - a property that distinguishes it from SRAM-based FPGAs. Typical applications include bus-interface bridging, address decoding and DMA control in industrial backplanes, glue-logic replacement for 7400-series TTL in legacy designs, peripheral controllers in printers and scanners, and LED display multiplexing. Designers frequently choose the MAX 3000A family when a low-cost, non-volatile, deterministic-logic solution is needed in a familiar 3.3 V ecosystem. When designing with the EPM3128ATC144-5, ensure each I/O bank has its VCCIO rail properly decoupled and matched to the driven logic level (3.3 V or 2.5 V), because mixing I/O standards in the same bank can damage the device. Provide a minimum of 0.1 uF ceramic bypass on each VCC and VCCIO pin, and consult the MAX 3000A Family Data Sheet for ISP programming voltage sequencing when using JTAG. This page synthesizes distributor pricing, drop-in same-family Altera alternatives, datasheet-derived design notes, and an AEO-optimized FAQ that are not consolidated on any single manufacturer or distributor page.
EPM3128ATC144-5N - MAX 3000A 128-Macro 5ns CPLD | Altera
The Altera EPM3128ATC144-5N is a high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family. It integrates 2.5K usable gates and 128 macro cells in a 144-pin TQFP package, with 4.5 ns pin-to-pin logic delays and counter frequencies up to 227.3 MHz. The device operates at a 3.3 V core supply with MultiVolt I/O supporting 5.0 V, 3.3 V, and 2.5 V logic levels, enabling direct interface to mixed-voltage buses without external level shifters. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits between simple PAL/GAL spld devices and high-density FPGAs in the programmable logic hierarchy. CPLDs use a classic AND/OR PLA architecture with non-volatile EEPROM configuration memory, providing instant-on behavior at power-up, deterministic timing, and high pin-to-pin performance - features that make them well suited for glue logic, bus interfacing, and control-plane applications. The MAX 3000A family is positioned for cost-sensitive, high-volume designs where FPGAs would be overkill but discrete logic is too inflexible. Key specifications include 96 user I/O pins, 3.3 V core voltage, in-system programmability (ISP) via JTAG, 4.5 ns pin-to-pin delay, and commercial 0C to 70C operating temperature range. The device features MultiVolt I/O pins that can interface with 5.0 V, 3.3 V, and 2.5 V logic, plus 3.3-V ISP through the JTAG interface. Built-in JTAG boundary-scan (IEEE Std 1149.1) simplifies board-level test and programming. The MAX 3000A architecture combines a global interconnect fabric with multiple logic array blocks (LABs), each containing 16 macro cells. Each macro cell provides a programmable register with clock enable, clear, and preset logic, allowing flexible implementation of state machines, decoders, and arithmetic functions. The deterministic interconnect guarantees fixed, predictable propagation delays independent of design placement. Typical applications include address decoding for processor and memory buses, peripheral glue logic, bus arbitration, I/O expansion, and power-up sequencing controllers. The MAX 3000A family is also widely used in industrial control, telecommunications equipment, and consumer electronics where deterministic timing and instant-on non-volatile configuration are required. When designing with the EPM3128ATC144-5N, use Altera's Quartus II design software (or MAX+PLUS II for legacy designs) for synthesis, fitting, and programming file generation. The 144-pin TQFP package is pin-compatible with other MAX 3000A and MAX 7000 family devices in the same package, simplifying migration paths. Programming via JTAG is recommended for production; the 3.3-V ISP eliminates the need for a separate programmer. This page synthesizes verified distributor inventory, parametric same-brand and cross-brand drop-in alternatives, and practical design notes not aggregated on any single manufacturer or distributor page.
EPM3128ATC144-7 - MAX 3000A CPLD, 128 Macrocells, 7.5ns | Intel
The Intel (formerly Altera) EPM3128ATC144-7 is a high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, featuring 128 macrocells and 96 user I/Os in a 144-pin TQFP package. It operates on a single 3.3V supply and supports in-system programmability (ISP) through the IEEE 1149.1 JTAG interface. The -7 speed grade delivers pin-to-pin propagation delays as fast as 7.5 ns with internal counter frequencies up to 129.9 MHz, making it compatible with PCI Local Bus Specification Revision 2.2 timing requirements. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-like logic blocks on a single chip with a programmable interconnect matrix. CPLDs sit in the programmable logic hierarchy between simple SPLDs (PALs/GALs) and high-density FPGAs, offering deterministic timing, instant-on configuration from on-chip EEPROM, and superior I/O density for glue-logic applications. The MAX 3000A family specifically targets low-cost, high-volume designs requiring 32 to 512 macrocells. Key features of the EPM3128ATC144-7 include 2,500 usable gates, 128 macrocells organized in 8 Logic Array Blocks (LABs), 96 user I/Os, multiVolt I/O supporting 1.8V/2.5V/3.3V interfaces, and built-in boundary-scan test support. The device also provides programmable power-saving modes per macrocell to reduce quiescent power, plus 3.3V in-system programmability that eliminates the need for separate PROM storage. The CMOS EEPROM process technology ensures zero-configuration-time instant-on behavior, ideal for boot-critical applications. The EPM3128A utilizes a classic MAX architecture with each LAB containing 16 macrocells, each comprising a programmable AND/OR array with configurable flip-flops. A global programmable interconnect array (PIA) routes signals between LABs and I/O pins with predictable, fixed delays - making timing analysis straightforward compared to FPGAs. The device supports JTAG-based boundary scan and ISP-compliant programming via Altera/Intel Quartus II software using a ByteBlaster or USB-Blaster download cable. Typical applications include PCI bus interface glue logic, bus decoding and address mapping, state-machine controllers, I/O expansion for microcontrollers, power-up sequencing logic, and peripheral interfacing in industrial control systems. The deterministic timing and instant-on behavior make it well suited for ASIC prototyping, legacy system upgrades, and designs where configuration memory must be non-volatile. When designing with the EPM3128ATC144-7, ensure the JTAG chain is properly terminated with 4.7k pull-ups on TDI/TMS to keep them high during reset. Decouple all VCCINT and VCCIO pins with 0.1 microfarad ceramic capacitors placed within 5mm of each pin pair. The Quartus II design software supports VHDL, Verilog, and schematic entry for this device family. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
EPM3128ATC144-7N - MAX 3000A CPLD, 128 Macrocells, 7.5ns | Altera
The Altera (now Intel) EPM3128ATC144-7N is a high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, providing 128 macrocells, 96 user I/Os, and a 7.5 ns pin-to-pin propagation delay in a 144-pin TQFP (Plastic Thin Quad Flat Pack) package with a 3.3 V core supply. The device delivers up to 10,000 usable gates, supports counter frequencies up to 227.3 MHz, and includes MultiVolt I/O interfaces compatible with 5.0 V, 3.3 V, and 2.5 V logic levels. Speed grades -4 through -10 are compatible with the PCI Local Bus Specification, Revision 2.2 (PCI SIG). A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-like logic blocks on a single chip with a programmable interconnect matrix. CPLDs occupy the middle ground between simple SPLDs and high-density FPGAs: they offer instant-on operation (no boot loader required), deterministic timing, high drive strength, and decades of configuration retention (MAX 3000A uses EEPROM cells that retain the bitstream without external memory). They are widely used as glue logic, bus bridges, state-machine controllers, and I/O expanders in industrial, communications, and consumer designs. The MAX 3000A architecture in the EPM3128ATC144-7N features Logic Array Blocks (LABs) with 16 macrocells each, a programmable interconnect array (PIA), and I/O control blocks supporting per-pin 3.3 V PCI-compliant drive. In-system programmability (ISP) is supported via the 3.3 V JTAG interface (IEEE Std. 1149.1), enabling field updates and production-line programming. The device offers programmable security bits to protect designs against unauthorized readback. Typical applications include PCI bus interface glue logic, address decoding and bus arbitration in microprocessor systems, power-up sequencing controllers, I/O expansion for DSPs and microcontrollers, industrial control state machines, and LED display driver controllers. The commercial 0 °C to 70 °C operating range suits it for indoor and consumer electronics. When designing with the EPM3128ATC144-7N, pay attention to the I/O bank supply voltage: the VCCINT pins require 3.3 V while the VCCIO pins can be driven at 2.5 V, 3.3 V, or 5.0 V for mixed-voltage interfacing. The TQFP-144 package requires a 1.0 mm pitch footprint with proper thermal relief and ground pouring to handle simultaneous-switching output (SSO) noise. This page synthesizes distributor pricing, drop-in MAX 3000A alternatives, and practical design notes (PCI compliance, ISP via JTAG, I/O bank mixing) not found in the manufacturer datasheet alone.
EPM3128ATI100-10 - 128-Macro MAX 3000A CPLD, 10ns TQFP-100 | Altera
The Altera (Intel) EPM3128ATI100-10 is a high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, packaged in a 100-pin TQFP with industrial temperature rating and a 10 ns pin-to-pin propagation delay. It provides 128 macro cells, 80 user I/Os, and approximately 2,500 usable gates, all running from a single 3.3 V supply with 3.3-V in-system programmability (ISP) through the IEEE 1149.1 JTAG interface. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits in the hierarchy between simple SPLDs/PALs/GALs and larger FPGAs. Architecturally, a CPLD consists of multiple PAL-like macro-cell Logic Array Blocks (LABs) interconnected by a programmable switch matrix (PIA). CPLDs are prized for deterministic timing, instant-on from EEPROM, and high drive strength on every I/O - making them ideal for glue logic, bus interfacing, and power-up control where FPGAs are overkill. The MAX 3000A family specifically targets low-cost, 3.3-V applications and is pin-compatible across speed grades and density variants, allowing seamless migration within the family. Key features of the EPM3128ATI100-10 include 4.5 ns to 10 ns pin-to-pin logic delays (speed grade -10), counter frequencies up to 227.3 MHz, MultiVolt I/O supporting 5.0 V, 3.3 V, and 2.5 V logic levels, open-drain output option per pin, and JTAG-compliant boundary-scan testing. The 80 user I/Os are organized as 5 V-tolerant inputs with PCI-compatible drive, programmable slew rate, and configurable pull-up resistors. The MAX 3000A architecture employs a CMOS EEPROM process that yields zero-configuration instant-on behavior, unlike SRAM-based FPGAs that require a boot PROM. The non-volatile configuration eliminates external memory components and ensures the device enters its programmed state within microseconds of VCC ramp. MultiVolt I/O permits the 3.3-V core to interface directly with 5.0-V TTL, 3.3-V LVTTL, and 2.5-V LVCMOS logic families without level shifters, simplifying board design. Typical applications include bus-interface bridging (e.g., address decoding between a microcontroller and external peripherals), power-up sequencing controllers, LED display driving, peripheral glue logic in industrial controllers, and PCI target interface logic. The industrial temperature range (-40 °C to +85 °C) suits factory automation and outdoor equipment. When designing with the EPM3128ATI100-10, use Altera's Quartus II or MAX+PLUS II development environment for schematic, VHDL, or Verilog entry. Plan I/O assignments carefully because the TQFP-100 pinout is shared across the MAX 3000A family, enabling migration to lower-cost or faster speed grades without PCB rework. This page consolidates distributor pricing, in-family drop-in alternatives, JTAG programming guidance, and design notes that extend beyond the standalone MAX 3000A datasheet.
EPM3128ATI100-5N - MAX 3000A CPLD, 128 Macrocells, TQFP-100 | Intel / Altera
The Intel / Altera EPM3128ATI100-5N is a member of the MAX 3000A family of Complex Programmable Logic Devices (CPLDs), delivering 128 macrocells, 80 user I/O pins, and a 5.0 ns pin-to-pin delay in a 100-pin TQFP (industrial temperature) package. It operates from a 3.3 V core supply and is in-system programmable (ISP) through the IEEE Std. 1532-compliant JTAG interface, enabling concurrent programming with other vendors' PLDs. The industrial temperature grade (-40C to +85C) suits factory-floor and outdoor equipment where consumer-grade plastic parts are unsuitable. A Complex Programmable Logic Device (CPLD) is a non-volatile, instantly-on digital IC that implements glue logic, bus arbitration, state machines, and interface bridging between microcontrollers, FPGAs, and ASICs. Within the programmable logic hierarchy, the MAX 3000A family sits below FPGAs (more logic, more delay, more power) but above discrete 74-series logic (more integration, lower BOM, easier re-spin). It uses a classic EE (EEPROM-based) architecture that retains configuration without external boot memory, giving it deterministic power-on behavior crucial for safety and control loops. Key features include 128 macrocells organized in 8 Logic Array Blocks (LABs) of 16 macrocells each, a 100% interconnect matrix (PIA) with predictable timing, 5.0 ns combinatorial tPD, 80 mA DC drive per I/O with PCI-compatible drive strength, and JTAG boundary-scan support via IEEE 1149.1. Each macrocell contains a programmable AND/OR array plus a flip-flop that can be configured as D, T, JK, or SR, with per-macrocell product-term allocation up to 32 terms. Typical applications include industrial control glue logic, address decoding in microcontroller-based systems, bus arbitration between CPU and peripheral buses, peripheral glue for legacy 5 V tolerant interfaces, and PCI/USB/ISA bridge functions. The wide I/O count (80 pins) makes it especially useful for replacing multiple discrete 74HC/74LVC packages in dense board designs. When designing with the MAX 3000A, ensure the 3.3 V supply is well decoupled with 0.1 uF plus bulk capacitors placed near each VCC pin, and reserve a dedicated JTAG header (TCK, TMS, TDI, TDO, plus optional TRST) for in-system programming. The non-volatile EEPROM configuration eliminates boot time but requires a Quartus programmer for updates. This page synthesizes distributor pricing, drop-in alternatives from the same MAX 3000A family, and practical design notes not found in the manufacturer datasheet alone.