Circuits intégrés

DSPIC33EP64GS505T-E/PT

dsPIC33EP64GS505T-E/PT - 16-bit 70 MIPS DSC 64KB Flash | Microchip

The Microchip Technology dsPIC33EP64GS505T-E/PT is a 16-bit digital signal controller (DSC) from the dsPIC33EP GS series for SMPS and digital power conversion, delivering up to 70 MIPS performance with 64KB (64K x 8) of Flash program memory, packaged in a 48-pin TQFP with exposed pad (7x7 mm), and qualified to AEC-Q100 for automotive use with an extended -40C to +125C operating range. A digital signal controller combines the compute throughput of a DSP with the peripheral integration and control architecture of a microcontroller. Within the power-management semiconductor hierarchy, a DSC sits between a general-purpose MCU and a dedicated power-conversion ASIC, providing real-time loop closure for switch-mode power supplies. The dsPIC33EPXXGS50X family is specifically architected for multi-loop digital SMPS topologies. Key differentiating features include high-speed PWM modules purpose-built for power conversion, high-speed analog-to-digital converters with an integrated programmable gain amplifier (PGA), on-chip comparators, and an interconnect fabric that ties the PWM, ADC and comparator blocks together for deterministic control-loop latency. The GS50x family also carries Functional Safety (FuSa) support documentation, enabling use in safety-conscious designs. Architecturally, the device is built on the 16-bit dsPIC33EP core with DSP instruction extensions (MAC, DSP multiply), executing from zero-wait-state Flash at full speed. The interconnected high-speed PWM supports complementary outputs, dead-time control and fault protection essential for AC-to-DC, DC-to-DC, power factor correction (PFC) and inverter stages. Typical applications include AC-DC power supplies, digital PFC stages, DC-DC converters, solar micro-inverters, LED drivers and battery chargers, where the combination of fast ADC sampling and high-resolution PWM directly improves loop bandwidth and efficiency. Design consideration: the exposed-pad TQFP requires a solid ground connection to the PCB thermal pad for both heat dissipation and analog ground integrity - do not leave the ePad floating. This page synthesizes distributor pricing, drop-in family alternatives, and practical design notes not found in the manufacturer datasheet, as of 2026-09-25.

USD $3,38 En stock

DSPIC33EV256GM106T-I/PT

dsPIC33EV256GM106T-I/PT - 16-bit 70 MIPS 5V DSC, 256KB Flash | Microchip

The Microchip Technology DSPIC33EV256GM106T-I/PT is a 16-bit digital signal controller (DSC) with a 5V, 70 MIPS dsPIC33EV core, 256KB (85.5K x 24) ECC Flash program memory and 16KB SRAM, housed in a 64-pin TQFP (10x10 mm) surface-mount package with industrial temperature rating (-40C to +85C). A digital signal controller combines the control peripherals of a microcontroller with the math capabilities of a digital signal processor. Within the power-management hierarchy of embedded systems, a DSC sits between a general-purpose MCU and a dedicated DSP: it executes real-time control loops (PID, field-oriented control) while managing communication, sensing and sequencing tasks. The dsPIC33EV family from Microchip Technology is a 5V-tolerant branch of this DSC class, which removes external level-shifting in industrial and automotive rails that still run at 5V. Key features include the 70 MIPS modified Harvard DSP core with DSP engine, barrel shifter and 40-bit accumulators, ECC-protected Flash for functional-safety designs, integrated op amps, high-resolution PWM with complementary outputs, SENT peripheral for automotive sensor interfaces, and multiple UART, SPI, I2C, QEI, CAN and DMA channels. The 5V operation distinguishes it from 3.3V MCUs, improving noise margins in harsh electrical environments. Technically, the dsPIC33EV256GM106 executes most instructions in a single cycle at up to 70 MIPS, with hardware multiply-accumulate supporting fixed-point filtering and motor-control mathematics. The Flash is specified for 85.5K x 24-bit instruction words with ECC, and code execution is deterministic without cache. Peripheral pin-select allows flexible remapping of digital functions across the 53 I/O pins. Typical applications include brushless DC and PMSM motor control in appliances, automotive body and powertrain subsystems, industrial sensors, power supplies and digital lighting. The built-in op amps and high-resolution PWM reduce external component count in sensor and power-conversion designs. Design consideration: at 70 MIPS in a 10x10 mm TQFP, ensure solid ground and power distribution with multiple VDD/VSS pairs decoupled by 0.1 uF ceramics, and verify 5V signal integrity on high-speed communication lines. This page synthesizes distributor inventory data, drop-in family alternatives, and practical design notes not found in the manufacturer datasheet.

Devis En stock

DSPIC33EV64GM002-E/SO

dsPIC33EV64GM002-E/SO - 16-bit 5V 70 MIPS DSC | Microchip

The Microchip Technology DSPIC33EV64GM002-E/SO is a 16-bit digital signal controller (DSC) combining a 70 MIPS dsPIC33E core with 64KB of ECC-protected Flash program memory and 8KB of RAM, supplied in a 28-pin SOIC package rated for the extended -40C to +125C temperature range. A digital signal controller is a hybrid device that merges the computational architecture of a digital signal processor (DSP) with the peripheral set and ease of use of a microcontroller (MCU). Within the power-management hierarchy of embedded systems, the dsPIC33EV family sits above basic PIC16/PIC18 MCUs and targets real-time control loops where deterministic multiply-accumulate throughput, fast interrupt latency and robust on-chip peripherals such as high-resolution PWM are required. Key features include the 5V-tolerant dsPIC33E core running up to 70 MIPS, 64KB of ECC Flash that detects and corrects single-bit memory errors for safety-critical designs, 8KB of on-chip RAM, and four direct memory access (DMA) channels that offload data movement from the CPU. The device integrates seven timers and fixed-point DSP engine features including a barrel shifter, DSP multiply and dual-operand fetch for efficient control-law execution. The extended-temperature E-grade silicon is characterized across -40C to +125C, and the dsPIC33EV family datasheet (Microchip document DS70005144H, 506 pages) highlights on-chip peripherals tailored for safety motor control: advanced PWM modules, SENT peripheral support, and integrated operational amplifiers that reduce external component count in current-sense paths. The 5V I/O domain is a differentiator in harsh automotive and industrial environments, improving noise margin versus 3.3V-only competitors and allowing direct drive of many field-level signals without level shifting. Typical applications include sensorless BLDC and PMSM motor control, electric power steering and automotive sensor units, appliance motor drives, and industrial control nodes exposed to vibration, noise and wide temperature swings. A key design consideration is power supply decoupling: each VDD/VSS pin pair should have a low-ESR 0.1uF ceramic capacitor placed as close as possible to the pins, and the on-chip regulator capacitor pin must follow the datasheet connection guidelines for reliable core-power operation. This page synthesizes distributor availability data, family-level specifications, drop-in same-family alternatives, and practical design notes not consolidated in the manufacturer datasheet.

USD $3,20 En stock

DSPIC33FJ128GP710-I/PF

dsPIC33FJ128GP710-I/PF - 16-bit 40 MIPS DSC 128KB Flash | Microchip

The Microchip Technology DSPIC33FJ128GP710-I/PF is a 16-bit digital signal controller (DSC) delivering up to 40 MIPS performance with 128 KB of flash program memory and 16 KB of SRAM, housed in a 100-pin TQFP (PF) surface-mount package rated for -40C to +85C operation. A digital signal controller combines the computational capability of a digital signal processor with the peripheral set and control-oriented architecture of a microcontroller. In the semiconductor hierarchy, a DSC sits between a general-purpose MCU and a dedicated DSP: like an MCU it integrates timers, UARTs, ADCs, and general-purpose I/O; like a DSP it provides single-cycle MAC instructions and a barrel shifter. The dsPIC33F family belongs to the broader 16-bit PIC architecture lineage, with seamless migration options to and from PIC24 and dsPIC30F devices. Key features of the DSPIC33FJ128GP710 include a modified Harvard architecture with a 17-bit x 17-bit hardware multiplier and multiple internal bus capabilities, 51 I/O ports for extensive peripheral interfacing, and a supply voltage range of 3.0V to 3.6V (3.3V nominal). The device includes 2 KB of dual-ported DMA RAM, enabling efficient data movement between peripherals and memory without CPU intervention, which is essential for high-throughput signal processing pipelines. Technically, the core supports fixed-point DSP operations including single-cycle multiply-accumulate and hardware division assist, while the flash programming specification supports in-circuit serial programming (ICSP) through paired PGECx/PGEDx pin pairs. Clock speed reaches 60 MHz per reference data (40 MIPS instruction throughput at the 4x PLL configuration typical of this family). The General Purpose (GP) variant emphasizes advanced analog integration, communications, and general-purpose digital signal control. Typical applications include motor control and power conversion systems, digital audio and sensor signal processing, industrial automation controllers, and instrumentation where 16-bit control plus DSP math is required. The 100-pin TQFP provides abundant I/O for parallel interfacing, multiple communication buses, and external memory expansion. Design consideration: all VDD and VSS pins must be connected for reliable operation, and programming requires using a matched PGECx/PGEDx pair, as mixed pairs will cause ICSP failures. This page synthesizes distributor pricing, same-family drop-in alternatives, and practical design notes not found in the manufacturer datasheet, as of 2026-09-26.

USD $5,68 En stock

DSPIC33FJ256MC510T-I/PT

dsPIC33FJ256MC510T-I/PT - 16-bit 40 MIPS DSC 256KB Flash | Microchip

The Microchip Technology dsPIC33FJ256MC510T-I/PT is a 16-bit digital signal controller (DSC) delivering 40 MIPS performance with 256KB of FLASH program memory and 16KB of RAM, housed in a 100-pin TQFP (12x12 mm) surface-mount package. A digital signal controller combines the computational engine of a microcontroller (MCU) with the math acceleration of a digital signal processor (DSP) in a single chip. Within the power management hierarchy of embedded systems, a DSC sits above a general-purpose MCU for control-loop-intensive tasks: it executes fast multiply-accumulate operations for field-oriented motor control, digital power conversion (PI/PID loops), and sensor signal processing while retaining MCU-style peripherals, interrupts, and low-cost development tooling. The dsPIC33F family from Microchip occupies this MCU-to-DSP intersection, with seamless migration paths to PIC24 MCUs and dsPIC30F DSCs in similar packages. Key features of this part include the 16-bit dsPIC33F core clocked at up to 40 MIPS, 256KB (256K x 8) of on-chip FLASH for application and bootloader storage, and operation from a 3V to 3.6V single supply. The MC suffix denotes the motor-control peripheral set within the dsPIC33F family, which pairs DSP math capability with motor-control oriented peripherals for closed-loop drive applications. Architecturally, the dsPIC33F core uses a modified Harvard pipeline with DSP instruction support (MAC, DSP multiply, modulo addressing), enabling deterministic single-cycle DSP math at 40 MIPS. This makes the controller well matched to space-vector PWM generation and current-loop bandwidths of a few kilohertz and above. Typical applications include brushless DC (BLDC), permanent-magnet synchronous and AC induction motor drives, single- and three-phase power conversion, digital UPS and solar inverter control, and industrial automation nodes requiring sensor fusion with fast control loops. Design consideration: operate the device within the 3.0V to 3.6V supply window specified by the datasheet and decouple all VDD/VDDCORE pins per the Microchip layout guidelines; the 100-TQFP exposes numerous ground pins that must be tied to a solid ground plane for analog and DSP noise performance. This page synthesizes distributor pricing, drop-in family alternatives, and practical design notes not found in the manufacturer datasheet, with pricing verified as of 2026-09-27.

USD $5,55 En stock

DSPIC33FJ32GP204-I/PT

dsPIC33FJ32GP204-I/PT - 40 MIPS 16-bit DSC 32KB Flash | Microchip

The Microchip Technology DSPIC33FJ32GP204-I/PT is a high-performance 16-bit digital signal controller (DSC) delivering 40 MIPS from a 40 MHz core, with 32 KB Flash program memory, 2 KB SRAM, and a 44-pin TQFP (10 x 10 mm, 0.8 mm pitch) package. A digital signal controller combines the control peripherals and ease of use of a microcontroller with the computational throughput of a digital signal processor, placing it within the broader hierarchy of 16-bit microcontrollers and embedded processors. DSCs are optimized for executing digital filter algorithms and high-speed precision digital control loops, making them ideal for applications that must perform under pressure. Key features include up to four high-speed comparators with direct connection to the PWM module, a 10-bit high-speed ADC, high-speed PWM outputs, and Peripheral Pin Select (PPS), which allows many digital peripherals to be remapped to any of the 35 available I/O pins. The device executes DSP instructions such as single-cycle MAC with dual 40-bit accumulators, enabling efficient FIR/IIR filtering without an external DSP. Architecturally, the dsPIC33F uses a modified Harvard RISC pipeline with a 16-bit data path and C compiler-friendly instruction set, operating from a 3.0 V to 3.6 V single supply. In-Circuit Serial Programming (ICSP) and debugging via PGECx/PGEDx pins simplify production programming and field updates. Typical applications include digital power supplies, motor control (PMSM, BLDC, ACIM), sensor signal conditioning, digital filtering, and industrial control systems where precise analog integration and fast control loops are required. Design consideration: keep ICSP trace lengths short per the Microchip datasheet, and account for the 3.0-3.6 V supply window when interfacing with 5 V systems. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

USD $3,78 En stock

DSPIC33FJ32GS606-E/MR

dsPIC33FJ32GS606-E/MR - 16-bit DSC 40MIPS 32KB Flash | Microchip

The Microchip Technology dsPIC33FJ32GS606-E/MR is a 16-bit digital signal controller (DSC) delivering 40 MIPS performance, 32KB of Flash program memory, and 4KB of RAM, housed in a 64-pin VQFN (9x9 mm) package with exposed pad and an extended industrial temperature rating of -40C to +125C. A digital signal controller combines the deterministic control of a microcontroller (MCU) with the mathematical throughput of a digital signal processor (DSP) in a single core. In the power-management hierarchy, the dsPIC33FJ GS series sits at the application level of switch-mode power supply (SMPS) control: it closes current- and voltage-control loops that would otherwise require multiple analog ICs, making it a programmable power-conversion controller rather than a fixed-function chip. Key features include a high-speed PWM module purpose-built for power conversion, high-speed ADC and analog comparators for cycle-by-cycle current limiting, four DMA channels, eight timers, boundary-scan (JTAG) capability, a barrel shifter for fast DSP math, and dual serial I/O ports on a multiple internal bus architecture. These peripherals directly support multi-loop digital power topologies. Technically, the dsPIC RISC core executes most instructions in a single cycle at up to 40 MIPS from a 3.0V to 3.6V (3.3V nominal) supply. The dedicated PWM hardware supports complementary outputs, dead-time insertion, and fault protection, while the fast ADC can synchronize sampling to the PWM period, which is essential for stable average-current-mode control. An internal regulator requires a low-ESR capacitor of at least 22 uF, 16V on the VCAP pin, which must not be tied to VDD. Typical applications are AC-to-DC converters, DC-to-DC converters, power factor correction (PFC) stages including interleaved PFC reference designs up to 350W, uninterruptible power supplies (UPS), and solar inverters. For design, budget the VCAP capacitance and PCB copper area early: at 40 MIPS the core draws its full current continuously in power-conversion duty, and incorrect VCAP decoupling is a leading cause of brown-out resets in this family. This page adds value beyond the datasheet by consolidating distributor stock and pricing, same-package drop-in alternatives, and practical design notes for digital power designs in one place.

USD $4,42 En stock

DSPIC33FJ64MC710-I/PT

dsPIC33FJ64MC710-I/PT - 16-bit DSC 40MIPS 64KB Flash | Microchip

The Microchip Technology dsPIC33FJ64MC710-I/PT is a 16-bit Digital Signal Controller (DSC) delivering 40 MIPS from its dsPIC33F core, with 64KB of Flash program memory, industrial -40C to +85C temperature rating, and a 100-pin TQFP (PT) surface-mount package operating from a 3V to 3.6V supply. A Digital Signal Controller combines the computational throughput of a digital signal processor with the deterministic peripherals and simplicity of a microcontroller, sitting in the hierarchy between a general-purpose MCU and a dedicated DSP. DSCs execute DSP-class instructions such as multiply-accumulate and modulo addressing while retaining MCU-class interrupt latency, making them the preferred device class for closed-loop digital control systems. Key features of the dsPIC33FJ64MC710 include high-performance motor-control peripherals such as motor control PWM outputs, 12-bit high-speed ADCs suited to current-loop sampling, and ECAN modules for automotive and industrial networking. According to the Microchip datasheet, the dsPIC33F Motor Control family offers seamless migration options to PIC24F, PIC24H MCUs and dsPIC30F DSCs in similar packages, protecting software investment across product generations. Architecturally, the dsPIC33F uses a modified Harvard 16-bit RISC core with DSP engine instructions, and supports multiple PGECx/PGEDx In-Circuit Serial Programming (ICSP) pin pairs for debugging and programming via standard Microchip tools. Typical applications include brushless DC motor control, single- and three-phase induction motor drives, switched reluctance motors, uninterruptible power supplies, digital power conversion, and industrial automation nodes requiring CAN connectivity. When designing, ensure the 3V-3.6V supply rail is well decoupled and that all PGEC/PGED pairs are routed as pairs for debug access. This page synthesizes distributor pricing, drop-in family alternatives, and practical design guidance not found in the manufacturer datasheet alone.

USD $6,80 En stock

eZ80F91AZ050SG

eZ80F91AZ050SG - 50MHz 8-bit 256KB Flash MCU | Zilog

The Zilog eZ80F91AZ050SG is an 8-bit microcontroller in the eZ80 Acclaim! family, delivering 50 MHz CPU performance with 256 KB of on-chip Flash and 16 KB SRAM in a 144-pin LQFP (20x20 mm) package. According to DigiKey listing 928880, the part integrates an EMAC (Ethernet Media Access Controller) for embedded networking and supports both Z80-compatible (64 KB) and full 24-bit (16 MB) addressing modes. An 8-bit microcontroller (MCU) is a single-chip processor whose internal data path is 8 bits wide, optimized for control-oriented tasks that demand deterministic behaviour, low cost, and minimal power. The eZ80 architecture extends the classic Z80 instruction set with a 24-bit linear address space, making it a bridge between legacy 8-bit code and 32-bit addressing. Within the IC taxonomy it sits at: microcontroller -> embedded processor -> integrated circuit. It belongs to the broader class of flash microcontrollers and is commonly deployed in industrial control and embedded communication designs. Key features include 32 general-purpose I/O pins, four 16-bit timers, a 10/100 Ethernet MAC with MII interface, two UARTs, I2C, SPI, IrDA encoder/decoder, and a JTAG debug port. The on-chip peripherals are designed for embedded internet connectivity, while the SRAM-backed Flash supports in-application programming for field upgrades. The eZ80F91AZ050SG uses a single-cycle pipelined core running at 50 MHz, providing sustained throughput equivalent to 80 MIPS peak (Z80 instructions). The integrated EMAC implements full IEEE 802.3 MAC and PHY interfacing, eliminating the need for an external Ethernet controller in point-of-sale and embedded gateway designs. Typical applications include industrial control, point-of-sale (POS) terminals, embedded communication gateways, security systems, and building automation. The wide address space makes the device attractive for legacy Z80 software migration and new 24-bit flat-memory designs. Design considerations include ensuring proper decoupling on the analog supply pins, following the recommended 50 MHz crystal layout, and reviewing Zilog application note PS0192 for EMAC magnetics and PHY interface. The device operates from a 3.3 V supply. This page consolidates verified distributor pricing, drop-in Zilog alternatives, and application guidance not collated in the standalone datasheet, providing an integrated reference for embedded engineers.

USD $10,85 En stock

i7-1370PRE

i7-1370PRE - 14C/20T Embedded Raptor Lake, 24MB Cache | Intel

The Intel Core i7-1370PRE is a 13th Generation Raptor Lake mobile/embedded processor featuring 14 cores (6 Performance + 8 Efficient), 20 threads, 24 MB Intel Smart Cache, and a maximum turbo frequency of 4.80 GHz, designed in the FC-BGA16F package. Built on Intel 7 process technology, it supports up to 96 GB DDR5/DDR4 memory and integrates Intel Iris Xe graphics (96 EU). The processor operates with a 28 W processor base power and targets embedded and industrial applications requiring long-life availability. An embedded processor is a CPU designed for use in industrial, in-vehicle, or IoT systems where long-term availability (typically 10+ years), extended temperature tolerance, and platform stability are critical. Embedded CPUs sit within the broader taxonomy: processor -> central processing unit (CPU) -> mobile/embedded CPU -> Raptor Lake family -> Intel Core i-series. The 'PRE' suffix in Intel's mobile roadmap specifically denotes an embedded SKU qualified for long-life cycles, distinct from mainstream consumer 'P' parts. Key specifications include 6 P-cores with hyper-threading up to 5.0 GHz peak and 8 E-cores up to 3.7 GHz, 24 MB L3 cache, 96 EU Iris Xe graphics at 1.50 GHz, and 28 W processor base power configurable down to 20 W. The FC-BGA16F socket (1744-ball FCBGA) provides platform integration. Memory support includes DDR5-5200, DDR4-3200, LPDDR5-6400, and LPDDR4x-4267 with ECC capability. Architecturally, the i7-1370PRE uses Intel's hybrid P-core/E-core design, where Performance cores handle single-threaded latency-critical work and Efficient cores process throughput-oriented background tasks via Intel Thread Director scheduling. The 10 nm Intel 7 process allows higher core counts within embedded thermal envelopes, and the integrated Iris Xe GPU enables display and light GPGPU workloads without a discrete GPU. Typical applications include industrial edge computing, in-vehicle infotainment, factory automation HMIs, medical imaging systems, and digital signage. The 'E' (embedded) qualification extends operating temperature support and supply longevity compared to standard 'P' siblings. When designing with this CPU, select motherboards and chipsets engineered for the FC-BGA16F socket rather than consumer LGA sockets, validate thermal design at the configured cTDP, and confirm chipset firmware supports the specific embedded SKU. ECC memory and Intel vPro features require compatible PCH selection. This page synthesizes distributor pricing, Intel ARK specifications, cross-reference alternatives, and PCB/socket design notes to support embedded system engineers selecting between long-life Intel SKUs and cross-generational replacements.

USD $365,00 En stock

i7-5700HQ

i7-5700HQ - 4C/8T Broadwell-H Mobile CPU up to 3.5GHz | Intel

The Intel Core i7-5700HQ is a 4-core, 8-thread mobile processor built on Intel's 14nm Broadwell-H architecture, launched in June 2015 at a $378 MSRP. It operates at a 2.70 GHz base clock with Intel Turbo Boost up to 3.50 GHz, integrates 6 MB of L3 cache, and is soldered onto the motherboard in a BGA-1364 package (also referenced as FCBGA-1364). The i7-5700HQ supports dual-channel DDR3L-1600 memory and is rated at a 47 W TDP, making it a mainstream performance CPU for 2015-era gaming and workstation notebooks. A mobile quad-core processor (HQ-class) is Intel's high-performance tier for laptops, sitting above U-series (ultrabook) and H-series dual-core parts. The Core i7 brand indicates Hyper-Threading, larger cache, and higher Turbo ceilings than Core i5/i3 siblings. Broadwell-H represents the 5th-generation Core microarchitecture, succeeding Haswell with a 14nm tri-gate process, an updated integrated Iris Pro 6200 GPU, and improved instruction-per-clock efficiency. These processors are soldered (BGA) and not user-upgradeable. Key features include 4 physical cores with Hyper-Threading for 8 logical threads, a 6 MB shared L3 cache, and a configurable TDP-down mode of 35 W for thermal-constrained chassis. The integrated Iris Pro 6200 graphics with 48 execution units and 128 MB of eDRAM (L4 cache) provides modest gaming capability and Quick Sync video acceleration. AVX2 and AES-NI instructions accelerate compute and cryptographic workloads. Architecturally, Broadwell-H pairs an updated out-of-order core with a ring interconnect to the System Agent, integrated memory controller, and GT3e-class graphics. The 14nm process allowed higher frequencies at the same 47 W envelope versus the 22nm Haswell predecessor, while the 128 MB eDRAM side-cache boosts both CPU and GPU bandwidth when working on data sets that fit inside it. Typical applications include 2015-2016 era gaming laptops, mobile workstations running CAD or video editing software, and high-performance ultrabooks where the 47 W TDP can be cooled. The quad-core/8-thread configuration suits multi-tasking, video encoding, and lightly threaded productivity. The integrated GPU also enables headless media transcode via Quick Sync. Design consideration: because this is a BGA-1364 soldered part, replacement requires motherboard-level rework. When sourcing refurbished laptops, verify the BIOS supports the i7-5700HQ stepping and pair with dual-channel DDR3L-1600 SODIMMs to avoid memory bandwidth bottlenecks to the integrated GPU. This page synthesizes distributor listings, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

USD $62,00 En stock

iCE40LP384-SG48

iCE40LP384-SG48 - 384 LUT Ultra-Low-Power FPGA | Lattice Semi

The Lattice Semiconductor iCE40LP384-SG48 is an ultra-low-power Field Programmable Gate Array (FPGA) from the iCE40 LP family, delivering 384 Look-Up Tables (LUTs) in a 48-pin QFN (SG48) package with 1.2V core voltage and 21 user I/O. It is fabricated on a 40 nm CMOS process optimized for minimal static and dynamic power consumption, targeting mobile, handheld, and energy-harvesting designs where battery life dominates the bill of materials. The device integrates a hardened I2C core, SPI configuration interface, and on-chip PLL blocks, providing a complete glue-logic platform in a sub-1 mW active power envelope. An FPGA (Field Programmable Gate Array) is a semiconductor integrated circuit composed of configurable logic blocks (LUTs), programmable interconnect, and I/O cells that can be re-programmed to implement arbitrary digital logic. Low-power FPGAs such as the iCE40 LP family occupy a unique tier in the programmable logic hierarchy - sitting above fixed-function ASICs (which offer zero flexibility) and below high-density FPGAs from Xilinx and Intel (which offer millions of LUTs at the cost of watts). The iCE40 LP family is the de-facto choice when an application needs custom logic, multiple interfaces, or hardware acceleration, but the system can only afford a few hundred microwatts of quiescent draw. Within the Lattice portfolio, iCE40LP sits between the older iCE65 and the higher-density ECP5 family. Key features include 384 4-input LUTs, 21 user I/O pins, embedded RAM (4 kbits block RAM equivalent), two 16-bit timers/counters, two I2C controllers, one SPI controller, and a hard PLL supporting clock multiplication. The device operates from a 1.14 V to 1.26 V core supply with separate I/O bank supplies from 1.71 V to 3.465 V, enabling direct interfacing to 1.8 V, 2.5 V, and 3.3 V peripherals. Typical static current is below 100 uA at 25 C, and active current scales linearly with toggle rate and logic utilization. Architecturally, the iCE40LP384 uses a non-volatile SRAM configuration cell (volatile SRAM, but loaded from NV memory at boot) backed by NVCM or SPI Flash. Logic is implemented as 4-input LUTs feeding a programmable interconnect fabric, with carry chains for arithmetic and block RAM for storage. The hard I2C and SPI controllers reduce LUT usage for common bus interfaces, leaving more logic free for application-specific state machines and datapaths. Typical applications include mobile device glue logic, IoT sensor hubs, wearable sensor aggregation, low-power display controllers (SPI/parallel LCD), handheld medical peripherals, and battery-powered industrial sensor nodes. The 48-pin QFN package balances I/O count with hand-solder-friendly footprint for prototype work. When designing with this device, remember that the 1.2 V core rail must be sequenced within 50 ms of the I/O rails to prevent I/O cell back-powering through ESD diodes. Use the Lattice iCEcube2 design suite for synthesis, place-and-route, and bitstream generation.

USD $2,10 En stock

iCE40UP5K-SG48

iCE40UP5K-SG48 - 5280 LUT UltraPlus FPGA QFN-48 | Lattice

The Lattice Semiconductor iCE40UP5K-SG48 is an iCE40 UltraPlus low-power FPGA with 5280 Look-Up Tables (LUTs), 128 Kbit of dual-port block RAM, 1 Mbit of single-port RAM, and eight 16x16 DSP MAC blocks, housed in a 48-pin VFQFN exposed-pad (SG48) package. A Field Programmable Gate Array (FPGA) is a reconfigurable logic device that implements digital circuits through programmable interconnect and logic blocks. Within the semiconductor hierarchy, FPGAs sit alongside microcontrollers and ASICs as programmable silicon; the iCE40 UltraPlus family occupies the ultra-low-power end of the FPGA spectrum, targeting mobile, IoT, and AI/ML edge applications where milliwatts matter. Key features include two hard-IP SPI and two hard-IP I2C controllers that offload protocol handling from soft logic, two internal oscillators (10 kHz and 48 MHz) that eliminate external clock sources in cost-sensitive designs, three 24 mA constant-current RGB outputs with hard RGB PWM IP for direct LED drive, and dedicated DSP blocks with 16x16 multiply and 32-bit accumulate for lightweight neural network inference. Architecturally, the iCE40UP5K combines a 4-input LUT plus carry chain plus flip-flop fabric with 120 Kbit of distributed sysMEM block RAM and 1 Mbit SPRAM, a phase-locked loop (PLL) for clock synthesis, and low-power 1.2V core operation consistent with the family's positioning as the lowest-power machine learning solution in its class. Typical applications include sensor aggregation and pre-processing for mobile platforms, always-on AI/ML inference at the edge, and system management or bridge logic where two SPI and two I2C hard IPs reduce firmware complexity. The SG48 QFN footprint also suits compact boards such as the iCEBreaker open-source FPGA platform. Design consideration: use the SG48 package with QSPI flash configuration and account for the exposed thermal pad in PCB layout for reliable ground return. This page synthesizes distributor listings, drop-in family alternatives, and practical design notes not consolidated in the manufacturer datasheet.