Circuits intégrés d'interface
Sous-catégories
Produits (1151)
PCM2705C - 98dB SNR Stereo USB DAC with S/PDIF | Texas Instruments
The Texas Instruments PCM2705C is a single-chip stereo audio digital-to-analog converter (DAC) with an integrated USB 2.0 full-speed protocol controller and S/PDIF output. It delivers 98dB SNR and supports both bus-powered and self-powered operation with software control. The device is fully compliant with USB 2.0 specifications and USB Audio Class, requiring no dedicated device driver. It comes in a 28-pin SSOP package, making it ideal for compact audio applications. A USB audio DAC is a digital-to-analog converter that receives digital audio data from a USB host and converts it to analog audio signals. It integrates the USB interface, protocol controller, and DAC core into a single chip, simplifying system design. The PCM2705C sits in the hierarchy of audio converters, specifically as a USB audio interface IC, which is a subset of audio data converters within the broader category of mixed-signal ICs. Key features include a 98dB SNR stereo DAC, S/PDIF output, and support for both bus-powered and self-powered modes. The device also features partially programmable USB descriptors, allowing customization of vendor ID and product ID via an external SPI host. The integrated USB transceiver eliminates the need for external PHY, reducing BOM cost and board space. Technically, the PCM2705C uses adaptive isochronous transfer for audio data, ensuring synchronized playback. The S/PDIF output supports digital audio transmission to external decoders or amplifiers. The device operates from a 3.3V supply and includes an internal PLL for clock generation, minimizing external components. The SSOP-28 package provides a compact footprint suitable for portable and space-constrained designs. Typical applications include USB sound cards, docking stations, gaming headsets, and portable audio interfaces. The device's plug-and-play capability makes it ideal for consumer audio products where driver installation is undesirable. Its low power consumption and small size also suit battery-powered devices. When designing with the PCM2705C, ensure proper decoupling of the 3.3V supply and careful layout of the USB differential pair to maintain signal integrity. The SPI interface for descriptor programming should be configured during initial setup, and the PSEL and HOST pins must be set correctly for the desired operating mode.
PEF20525FV1.3 - Serial Comm Controller SEROCCO-H | Infineon
The Infineon PEF20525FV1.3 is a SEROCCO-H Serial Optimized Communications Controller IC, designed for high-performance telecommunications applications. It features two independent serial channels and provides advanced PPP/HDLC protocol handling, packaged in a 100-pin TQFP (PG-TQFP-100-3) surface-mount form factor for embedded telecom systems. A Telecom IC (also called a network controller or serial communications controller) is a specialized integrated circuit that offloads data link layer protocol processing from a host CPU. It sits between the physical layer transceiver and the host processor, implementing framing, CRC, and channel management for synchronous serial links. In the system hierarchy, it belongs to the interface IC / network controller & processor category of integrated circuits, enabling deterministic serial data flow in equipment such as ISDN terminal adapters, xDSL modems, and T/E-carrier interface cards. Key features of the PEF20525FV1.3 include two independent serial channels with full-duplex operation, integrated PPP/HDLC framing support, hardware-assisted bit processing for low host CPU overhead, and flexible clocking for T-carrier and E-carrier telecom standards. The device also offers DMA-friendly host interface options and comprehensive interrupt/status reporting, allowing tight integration with embedded host processors. The SEROCCO-H architecture combines dedicated hardware engines for HDLC/PPP framing, CRC generation and checking, and serial channel arbitration. This offloads heavy protocol processing from the host CPU, allowing the host to focus on higher-layer networking tasks. The dual-channel design enables simultaneous handling of two independent serial links, which is valuable for routers, gateways, and multi-port communication equipment. Typical applications include ISDN terminal adapters, xDSL modems, T1/E1 interface cards, frame relay equipment, and embedded telecom modules for factory or industrial networking. The wide protocol support and dual-channel capability make it suitable for any application requiring deterministic serial data link processing. When designing with the PEF20525FV1.3, ensure proper decoupling near the supply pins and follow Infineon's reference layout for the PG-TQFP-100-3 package. The host interface should be configured according to the chosen bus width and endianness to minimize glue complexity. Designers should also verify the latest firmware/driver support matrix from Infineon for their specific host processor family. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
PEF2256HV2.2 - Quad E1/T1/J1 Framer & LIU | Infineon | MQFP-80
The Infineon PEF2256HV2.2 (FALC56) is a quad E1/T1/J1 framer and line interface component (LIU) for long- and short-haul telecom applications, housed in an 80-pin P-MQFP-80-1 (Metric QFP) package. It integrates four independent framers and LIU channels on a single die, supporting both North American T1/J1 (1.544 Mbps) and European E1 (2.048 Mbps) PCM hierarchies as well as the H.100/H.110 and H-MVIP digital system highway buses for world-market telecommunication systems. A Line Interface Unit (LIU) is the analog front-end of a TDM telecom system that interfaces between the physical twisted-pair line and the digital PCM backplane. The PEF2256 quad-LIU topology places four such analog interfaces on one chip, allowing one device to terminate an entire T1/E1 quad trunk - reducing board area, BOM count, and power per channel compared with four discrete LIUs. The device belongs to the FALC56 family of framers and line interface components, itself part of the broader framer/line-interface-unit category within telecom interface ICs. Key features include programmable pulse shaping for short-haul and long-haul operation, integrated receive equalization, on-chip jitter attenuator, HDLC controllers per channel, and a flexible parallel micro-controller interface. The device handles both unipolar and bipolar line signalling and provides diagnostic loopback modes (local, remote, payload) per channel. Built-in BERT (Bit Error Rate Test) pattern generation and checking aid field deployment and production test. Typical applications include ISDN PRI (Primary Rate Interface) cards, channel banks, digital cross-connect systems, PBX trunk interfaces, cellular base station backhaul, and multi-port T1/E1/J1 line cards. With four channels per chip, designers can build a 4-port line card with one LIU, simplifying PCB layout and reducing overall system cost. When designing with the PEF2256HV2.2, ensure the analog line-side circuits (transformer, protection, termination) are placed close to the LIU pins to minimize crosstalk between the four on-chip channels. The internal jitter attenuator simplifies clock-recovery design and is configurable per channel via the microcontroller interface. This page synthesizes distributor pricing, drop-in alternatives and practical design notes that complement the manufacturer datasheet. Prices are listed as of 2026-10-09 from authorized distributors.
PEF24628EV1.2-G - Quad-Channel EFM SHDSL SoC | Infineon
The Infineon PEF24628EV1.2-G is a quad-channel EFM (Ethernet First Mile) Symmetrical High-bit-rate Digital Subscriber Line (SHDSL) transceiver System-on-Chip, integrating four independent SHDSL channels with on-chip HDLC controllers, serializer/deserializer (SerDes) interfaces, and an embedded management interface. The part is housed in a PG-LBGA-324-2 (324-pin low-profile BGA) package and operates from 1.5 V core and 3.3 V I/O supply rails. It supports the full SHDSL.bis (G.991.2) standard for symmetric DSL transmission over 2-wire copper pairs, enabling EFM bonding for aggregated multi-pair Ethernet services at the customer premises and central office. A System-on-Chip (SoC) in the telecom interface category is a highly integrated device that combines a CPU subsystem, multiple dedicated protocol engines, and a flexible host interface on a single silicon die. The PEF24628 belongs to the SHDSL/EFM transceiver SoC family, which sits hierarchically under: telecom interface IC -> wired broadband transceiver -> xDSL transceiver -> SHDSL front-end SoC. The device historically originated from the Lantiq product line, which Infineon acquired and now sells as part of its wireline communications portfolio. Key features include four independent SHDSL channels, support for EFM bonding (G.998.1), on-chip HDLC controllers, parallel and serial host interfaces, low-jitter PLL clock synthesis, and integrated line driver interface logic. The HDLC engine, parallel/serial host ports, and flexible interrupt structure minimize the burden on the external host CPU in a DSLAM line card or CPE modem design. The architecture is built on a mature 0.13 um CMOS process with mixed-signal analog front-end circuitry for the SHDSL line interface. The part includes dedicated per-channel DSP engines for SHDSL symbol processing, echo cancellation, and trellis coding. Internal SRAM buffers per channel help absorb latency variation on the host bus, and the SerDes block supports multi-channel aggregation to a framer/backhaul device. Typical applications include SHDSL.bis line cards in DSLAMs, multi-pair bonded EFM Ethernet modems, four-wire industrial DSL links, and legacy E1/T1 extension infrastructure over copper. The quad-channel density makes it a strong fit for small-form-factor CPE MDU/MTU aggregation where four bonded pairs are needed. Design consideration: pay close attention to the PG-LBGA-324-2 PCB land pattern, controlled-impedance differential routing for the SHDSL line pairs, and proper thermal management - the device dissipates significant power when all four channels are active. Reference Infineon design notes for the recommended magnetics, line protection, and host-IF timing budget. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
PEF2466HV2.2 - 4-Ch SICOFI Codec/Filter POTS | Infineon
The Infineon PEF2466HV2.2 is a four-channel Signal Processing Codec/Filter (SICOFI-4-µC) IC designed for Plain Old Telephone Service (POTS) line interfacing in central-office and carrier-class equipment. Housed in a P-MQFP-64-1 (64-pin Metric Quad Flat Pack) package, this telecom IC integrates four independent codec/filter channels with programmable gain, A-law/µ-law companding, and on-chip hybrid balance networks, making it a logical continuation of the well-established Siemens/Infineon SICOFI programmable codec-filter family. A codec/filter IC is a mixed-signal device that performs the analog-to-digital and digital-to-analog conversion plus the band-limiting transmit/receive filtering required to interface voice-band (300 Hz to 3.4 kHz) analog telephone lines to a digital PCM/TDM backplane such as an E1/T1 link. Within the system hierarchy, it sits between the line-side SLIC (Subscriber Line Interface Circuit) and the system-side PCM highway controller, occupying the role of a per-channel voice-band data pump in the access network. Key features include four fully independent codec/filter channels with 16-bit linear or 8-bit A-law/µ-law companded PCM coding, programmable transmit and receive gain/attenuation in 0.1 dB steps, on-chip hybrid-balance and anti-alias filters, and a serial µC or SPI control interface. The device targets 3.3 V/5 V digital supplies and a +/-5 V analog supply, supporting extended industrial temperature grades typical for outdoor or remote-cabinet telecom deployments. Architecturally, the PEF2466HV2.2 uses a sigma-delta conversion front-end per channel with dedicated switched-capacitor filters, providing flat group delay across the voice band and very low total harmonic distortion. The integrated µC interface allows per-channel gain calibration and channel-by-channel A-law/µ-law selection, eliminating external DSP overhead for companding and gain control. Typical applications include 4-channel POTS line cards in central-office switches, integrated access devices (IADs), digital loop carrier (DLC) systems, VoIP media gateways with FXS ports, and PBX line interface modules where four voice channels must be terminated in a single low-footprint device. When designing with the PEF2466HV2.2, careful attention must be paid to analog/digital ground partitioning, the PCM clock and frame-sync timing relationship, and the decoupling of the +/-5 V analog rails. The part is now in long-term supply under the Infineon (formerly Lantiq) telecom portfolio, and procurement should be planned against documented last-time-buy milestones where applicable. This page synthesizes distributor pricing, family-mate and same-package alternatives, and practical interface-design notes that complement the manufacturer datasheet with sourcing and migration context.
PEX88096B0-DB - 96-Lane PCIe 4.0 Switch | Broadcom | Storage
The Broadcom PEX88096B0-DB is a 96-lane PCI Express 4.0 managed switch from the PEX88000 series, delivered in a 1550-ball BGA package (37.5 x 42.5 mm) optimized for high-density storage and fabric applications. It provides 48 downstream ports and supports up to 98 solid-state drives through fan-out switching, while operating at the full PCIe 4.0 data rate of 16 GT/s per lane. A PCI Express (PCIe) switch is a high-speed serial fabric device that expands a single root-complex link into many endpoint links, enabling fan-out topologies in servers, storage arrays, and accelerator platforms. PCIe 4.0 is the fourth generation of the PCI Express standard, doubling the per-lane bandwidth of PCIe 3.0 to 16 GT/s. As a managed switch, the PEX88096 supports advanced features such as hot-plug, surprise-down recovery, dynamic port bifurcation, and Spread Spectrum Clocking (SSC) isolation, which are essential for enterprise storage and NVMe deployments. Key features include 96 total PCIe 4.0 lanes with 48 configurable downstream ports, integrated DMA and I/O virtualization support, hot-plug capability on every port, advanced error reporting (AER), and Broadcom's proprietary chip-link diagnostics. The device supports bifurcation configurations such as x4, x8, x16 per port and provides per-port signal-integrity tuning for reliable operation across long backplane traces. The 1550-ball BGA exposes a wide SERDES and sideband I/O complement suitable for adapter cards, backplanes, and custom ASIC/FPGA co-designs. Architecturally, the PEX88096B0 uses a non-blocking cut-through switching fabric with per-port credit-based flow control, multi-queue VC support, and a 32-bit MCU management interface. It is firmware-compatible with the broader PEX88000 family (including the PEX88064, PEX88080, and PEX88128), allowing OEMs to scale port count and lane count on a single software platform. Typical applications include NVMe SSD JBOD enclosures with 96+ drives, composable disaggregated storage fabrics, GPU/CPU accelerator pooling backplanes, hyperscale data-center storage tiers, and PCIe fan-out adapter cards. Both active and low-power standby states are exposed, making the device usable in dense thermal envelopes where chassis airflow is constrained. When designing with the PEX88096B0-DB, allocate at least six PCB layers with impedance-controlled 85 ohm differential SERDES routing, a dedicated reference clock distribution network with SSC support, and provide thermal management through the central heat-spreader pad. The on-chip microcontroller requires an external SPI flash for firmware boot.
PEX90144 - 144-Lane PCIe Gen6 Switch | Broadcom | AI
The Broadcom PEX90144 is a 144-lane PCI Express 6.0 packet switch built on a 5nm process, part of the Broadcom ExpressFabric PCIe switching family. It supports port widths of 2, 4, 8, or 16 lanes and delivers up to 256GB/s of bidirectional raw bandwidth per x16 port, with up to 9.2Tb/s of raw bandwidth achievable through the device in its largest configuration. A PCIe switch is a fabric device that expands a single root-complex PCI Express link into multiple downstream endpoints, aggregating GPU, NIC, storage controller, and accelerator traffic. In the system hierarchy, it sits between the host CPU root port and the endpoint tier, and is a core building block of modern data center interconnect fabrics alongside CPU PCIe controllers and retimers. Key differentiating features include hardware multi-host support for sharing the switch fabric across several hosts, an in-house Broadcom SerDes PHY exceeding 36dB of performance margin at Gen6 PAM-less NRZ data rates, and an embedded PCIe protocol analyzer for in-system debug without external interposer hardware. Turnkey fabric management software simplifies bring-up and topology configuration for large racks. Architecturally, the 5nm CMOS process integrates the SerDes, packet-routing fabric, and management engines on a single die, keeping per-lane power low while sustaining Gen6 64GT/s signaling. The device scales above its siblings, sitting as the widest device in Broadcom's published PCIe Gen6 switch lineup, which also includes 104-lane and 88-lane configurations. Typical applications include AI rack-scale connectivity between host CPUs and GPU accelerators, high-density server PCIe expansion chassis, composable and disaggregated infrastructure, and NVMe storage fabrics. It was publicly demonstrated integrated into a Dell PowerEdge XE7745-style PCIe board at SC25. Design consideration: at this bandwidth scale, signal-integrity planning for Gen6 64GT/s channels, substrate stack-up, and thermal design for the large BGA package are critical; consult the Broadcom PEX90000 series product brief for validated topologies. This page synthesizes distributor availability, family cross-references, and practical design guidance not found in the manufacturer datasheet.
PGA309AIPWR - Programmable Sensor Conditioner | TI | 16-TSSOP
The PGA309AIPWR from Texas Instruments is a voltage output programmable analog signal conditioner designed specifically for resistive bridge sensors. It integrates a precision analog signal path with digital calibration capabilities, enabling correction of zero, span, zero drift, span drift, and sensor linearization errors. Housed in a 16-pin TSSOP (PW) package, this device operates over a temperature range of -40°C to +125°C, making it suitable for industrial and automotive environments. A programmable sensor conditioner is an integrated circuit that amplifies and calibrates the small differential output of a bridge sensor, such as a strain gauge or pressure sensor, converting it into a linear, temperature-compensated voltage output. It sits between the sensor and the ADC or microcontroller, forming a complete sensor signal chain. This category falls under sensor interface ICs within the broader analog signal processing domain. Key features include a programmable gain amplifier (PGA) with adjustable gain, a digital-to-analog converter (DAC) for offset and span calibration, and an internal temperature sensor for drift compensation. The device supports a supply voltage up to 5.5V and provides a ratiometric or absolute voltage output. Its digital interface allows in-system calibration via a two-wire serial interface, simplifying production trimming. The PGA309 employs a chopper-stabilized amplifier architecture to achieve low offset and drift, ensuring high accuracy over temperature. The integrated calibration engine uses look-up tables to linearize the sensor response, reducing the need for external components. This architecture provides a complete, factory-calibrated solution that minimizes assembly cost and improves yield. Typical applications include industrial pressure transmitters, automotive manifold absolute pressure (MAP) sensors, and precision weigh scales. The device's wide temperature range and programmable features make it ideal for harsh environments where sensor accuracy is critical. When designing with the PGA309AIPWR, ensure proper decoupling of the supply pins and careful layout of the analog input traces to minimize noise. The calibration coefficients should be stored in an external EEPROM, as the device does not have non-volatile memory on-chip.
PI2DBS212ZHEX - 2-Channel Broadband Switch | Diodes
The Diodes Incorporated PI2DBS212ZHEX is a 2-channel differential broadband switch IC with a stated 1.2 V to 1.8 V single-supply range and a 28-pin TQFN package measuring 3.5 mm by 5.5 mm. It is categorized as a special-purpose analog switch and is intended for telecommunications signal routing. The verified distributor results also identify it as a dual 1:2 analog multiplexer, indicating that each channel can route a signal between multiple paths. An analog switch is a semiconductor-controlled routing element that connects or isolates circuit nodes with relatively low impedance in the selected state. In the broader hierarchy, this PI2DBS212ZHEX is a special-purpose analog switch, then an interface IC, then a semiconductor. Broadband switches are used where a signal must reach different downstream circuits with controlled insertion loss, isolation, and switching behavior. Their performance depends on supply voltage, signal amplitude, frequency, control logic, layout parasitics, and the impedance of the connected network. The PI2DBS212ZHEX is specified for single-supply operation from 1.2 V to 1.8 V. Two channels and differential broadband routing are its principal verified functional characteristics. The 28-TQFN package supports compact surface-mount layouts, while the exposed pad, where applicable, provides a thermal connection to the PCB. The available distributor snippets do not provide verified insertion loss, bandwidth, on-resistance, off-isolation, leakage, switching time, control thresholds, or absolute maximum ratings, so those values remain unavailable in this data set. Telecommunications equipment is the clearest fit because the manufacturer and DigiKey classify the device as a telecommunications switch. It may also be evaluated for broadband test paths, routing networks, and communication modules when its complete electrical limits satisfy the system requirements. The low 1.8 V upper supply limit is important: downstream circuitry must remain compatible with this range, and signal amplitudes must not exceed verified device limits that are not present in the supplied records. PCB implementation should follow the manufacturer pinout and land pattern once the official datasheet is obtained. Place power and ground connections directly to their assigned pins, keep high-frequency switched traces short, and minimize copper around sensitive routing nodes. Because exact pin names, control timing, and electrical characteristics are unavailable, a board should not be released for production until those details are verified against the official PI2DBS212 datasheet. This product record consolidates verified distributor identification, sourcing information, and design caveats while clearly separating known facts from missing technical data. It is intended to support early component selection, quotation requests, and engineering follow-up rather than replace the manufacturer datasheet or a completed signal-integrity evaluation.
PI2USB4122ZHEX - USB 3.2 Gen 1 4:1 Mux/DeMux Switch | Diodes Inc
The Diodes Incorporated PI2USB4122ZHEX is a high-performance USB 3.2 Gen 1 (formerly USB 3.0) 4:1 mux/demux switch IC housed in a 42-TQFN (9x3.5 mm) package with an exposed thermal pad. The device supports four differential channels that can be routed between one USB Type-C/USB 3.0 port and four possible source/sink endpoints, enabling switching of SuperSpeed USB (5 Gbps) signals with minimal insertion loss and return loss across the full USB 3.2 Gen 1 frequency spectrum. A USB switch (also called a USB mux/demux or USB crossbar switch) is a high-speed analog multiplexer designed to route USB 2.0 and SuperSpeed USB signals between multiple physical connectors or controllers while preserving signal integrity. As a category, USB switches sit within the broader hierarchy of analog switches and multiplexers -> signal switches -> interface ICs -> semiconductors. They are essential building blocks in any system that must share limited USB ports among multiple functions (charging, data, audio, debug), and they sit electrically downstream of the USB PHY and upstream of the physical connector. PI2USB4122 is the second-generation Diodes Inc. offering in this category and operates from a single 1.8 V supply rail, simplifying integration into modern low-voltage SoCs. Key differentiating features include 5 Gbps SuperSpeed USB channel support, low 5 ohm typical on-resistance per channel, -3 dB bandwidth exceeding 2.5 GHz to preserve USB 3.2 Gen 1 eye margins, 1.8 V single-supply operation, and integrated sideband/USB 2.0 pass-through routing. The exposed thermal pad on the TQFN package keeps the die-to-ambient thermal resistance low enough for hot-plug events without derating. The PI2USB4122 uses a wide-bandwidth CMOS pass-gate architecture with adaptive biasing to maintain flat frequency response up to 2.5 GHz. Internal ESD protection exceeds 2 kV HBM on the high-speed data lines, reducing external TVS diode count. The control logic accepts standard GPIO inputs for channel selection, allowing direct connection to a USB Type-C port controller without an external I/O expander. Typical applications include USB Type-C port multiplexers in laptops, tablets and docking stations, smartphone fast-charge/data switching paths, USB 3.0 hubs with multiple upstream ports, and Thunderbolt/USB4 sideband routing. The exposed-pad TQFN package makes it suitable for both handheld and dock designs where PCB real estate is constrained. When designing with this part, note the NRND (Not Recommended for New Design) status - the family remains in production for existing platforms but new designs should evaluate the PI3USB4122 or PI3USB31432 successors. Decoupling must include a 0.1 uF X7R cap on VCC placed within 2 mm of the exposed pad, and the high-speed differential pairs require 85 ohm differential impedance with matched trace lengths within the data-sheet tolerance window. This page synthesizes distributor pricing across DigiKey, Mouser, Arrow and LCSC, drop-in alternative candidates from the same Diodes Inc. family, and practical design notes drawn from the manufacturer datasheet - information not aggregated on any single distributor site.
PI3DBS16213XEAEX - PCIe Gen 4 MUX 12GHz Switch | Diodes Inc
The Diodes Incorporated PI3DBS16213XEAEX is a 2-channel, 3:1 PCIe Gen 4 multiplexer/switch IC that routes high-speed differential signals between a single common port and three separate downstream paths, delivering up to 12 GHz of -3 dB bandwidth for next-generation server and add-in-card applications. Housed in a 24-pin X1QFN (2x4 mm) exposed-pad package, the device operates from a 3.3 V supply and is rated for the industrial -40 °C to +85 °C temperature range with bidirectional analog switching on each channel. Background Knowledge: A PCIe multiplexer (MUX) is a type of high-speed analog switch that belongs to the broader family of analog switches and multiplexers used in digital interface ICs. PCIe switches sit within the signal-integrity layer between a host CPU/chipset and peripheral endpoints, allowing designers to share a single PCIe lane across multiple downstream devices (such as SSDs, NICs, or riser connectors). They are commonly deployed in storage backplanes, GPU workstations, and server riser cards where lane routing flexibility is required without expanding the host's native PCIe fan-out. Key features of the PI3DBS16213 include 12 GHz bandwidth enabling PCIe Gen 4 (16 GT/s) signaling, two differential channels for 4-lane packet switching capability, low insertion loss for signal-integrity compliance, and bidirectional flow-through pin assignment that simplifies PCB routing on inner stripline layers. The X1QFN-24 (2x4 mm) package exposes a thermal pad that ties to the system ground plane for EMI shielding and thermal dissipation. Architecturally, the device uses a passive FET-based switching matrix with minimal parasitic capacitance, optimizing return-loss and crosstalk figures required for PCIe Gen 4 link-training sequences. Internal bias generation on each channel reduces the BOM by eliminating external DC blocking caps on many reference designs. Typical applications include PCIe Gen 4 server backplanes, NVMe SSD port multipliers on storage enclosures, GPU workstation riser cards, and any design that needs to switch PCIe lanes between two downstream partners without unplugging cables. The 3.3 V single-rail operation is compatible with mainstream server auxiliary rails. Design consideration: maintain a continuous reference (ground) plane under the X1QFN exposed pad to achieve the datasheet's signal-integrity targets; non-continuous flex would degrade return loss at the Nyquist frequency of PCIe Gen 4 (8 GHz fundamental). Source impedance should target 85 Ω differential with skew matched to within 5 ps per channel. This page synthesizes distributor pricing, drop-in-compatible alternatives, application guidance, and engineering design notes not consolidated in the manufacturer brief, giving procurement and design engineers a single decision-ready reference.
PI3DPX1202A1ZB - DP 1.2 Redriver, 5.4Gbps, 48-TQFN | Diodes Inc
The Diodes Incorporated PI3DPX1202A1ZB is a low-power DisplayPort 1.2 redriver with integrated DDC/AUX channel switch, supplied in a 48-pin TQFN (7x7 mm) package. It supports all three DisplayPort 1.2 data rates - 1.62 Gbps (RBR), 2.7 Gbps (HBR) and 5.4 Gbps (HBR2) - and dual-mode DisplayPort (DP++) with TMDS clock frequencies up to 340 MHz, enabling HDMI interoperability through a passive adapter. The device presents a 1-channel high-speed signal path with internal 50 ohm input pull-downs, configurable output level and pre-emphasis, and an Aux Listener that supports link training. What is a DisplayPort redriver? A redriver (also called a signal repeater or retimer-less repeater) is a linear equalizer placed in series with a high-speed serial link. Unlike a retimer it does not add a clock-data-recovery block; instead it compensates for channel loss with adjustable input equalization and output de-emphasis, then re-drives the signal to restore eye-diagram margin. Redrivers sit between a source (GPU, SoC) and a sink (monitor, dongle) and belong to the signal-conditioning family of interface ICs alongside retimers, crosspoint switches and redrivers for USB, PCIe and HDMI. Key features include an ultra-low-power design (136 mA typical at 400 mVpp swing, 0 dB setting), pin-to-pin compatibility with the prior-generation PI3EQXDP1201, dual-mode (DP++/TMDS) input and output, integrated DDC/AUX channel switch, and selectable output level and pre-emphasis through external configuration. The 48-TQFN package combines an exposed thermal pad with a compact 7x7 mm body to fit space-constrained docking stations and embedded DisplayPort designs. The PI3DPX1202A1ZB uses Pericom's (now Diodes) proven linear-redriver architecture, with adaptive or fixed equalization that recovers the high-frequency content attenuated by PCB traces, cable assemblies, and connector transitions. This allows system designers to extend usable cable length, route signals through denser board layouts, or pass strict DisplayPort 1.2 compliance eye-mask tests at the connector. Typical applications include notebook docking stations, DisplayPort 1.2 graphics cards, motherboards with embedded DP outputs, DP-to-HDMI adapters (DP++/TMDS), 4K UltraHD monitors, and Thunderbolt accessory boards. The 5.4 Gbps HBR2 rate supports 4K@60 Hz (3840x2160) color-depth-rich video streams. When designing with this part, place the device as close as practical to the source connector to maximize the recovered signal integrity budget on the far end. Use the AC-coupling capacitors specified in the datasheet, follow the recommended reference-resistor values for the desired output swing, and respect the thermal-pad soldering guidelines for the 48-TQFN package. This page synthesizes distributor stock, same-family Diodes alternatives, and PCB-layout guidance beyond the manufacturer datasheet, with information gain not duplicated on DigiKey or Mouser product pages.
PI3DPX1202A1ZBE - 5.4Gbps DisplayPort 1.2 Redriver | Diodes Inc
The Diodes Incorporated PI3DPX1202A1ZBE is a low-power DisplayPort 1.2 redriver with integrated DDC/AUX channel switch, supplied in a 48-pin TQFN (V-QFN7070-48, 7x7 mm) package with exposed thermal pad. The device supports one channel at up to 5.4 Gbps data rate per lane, making it suitable for DisplayPort 1.2 (HBR2) source-side and sink-side signal conditioning. Per the Diodes datasheet, the PI3DPX1202A1 offers signal buffering/redriver functionality with integrated DDC/AUX multiplexer switching between source and sink. A signal buffer/redriver is a linear or adaptive repeater placed in series with a high-speed serial channel to compensate for channel loss caused by PCB traces, connectors, cables, or inter-symbol interference. It restores signal amplitude and rise/fall times without re-timing the data (a redriver is protocol-transparent), which is critical for DisplayPort, HDMI, USB 3.0, and PCIe Gen2/Gen3 links where budgets may be exceeded by the physical medium. Within the broader component taxonomy, a redriver sits below retimers (which recover clock/data) and above simple repeaters, and it belongs to the Interface ICs > Signal Buffers, Repeaters family of mixed-signal analog conditioning products. Key features include 5.4 Gbps per-lane support (DisplayPort HBR2), adaptive equalization to compensate for frequency-dependent channel loss, transmit de-emphasis to reduce inter-symbol interference at the source, integrated DDC/AUX switch for source/sink routing, low standby current, and 3.3 V single-supply operation. The TQFN-48 (7x7 mm) package with exposed pad provides a low thermal resistance path for surface-mount designs. Internally, the redriver combines a CTLE-style adaptive equalizer at each input with a fixed or selectable de-emphasis driver at each output, plus auxiliary logic for DDC/AUX channel switching. The equalizer extends the usable channel length at HBR2 (5.4 Gbps) where 28 AWG cable losses exceed 10 dB at the Nyquist frequency. The DDC/AUX switch supports bidirectional auxiliary and EDID transactions without an external mux. Typical applications include notebook docking stations, monitor input panels, DisplayPort dongles and adapters, embedded display boards, video capture cards, and any compact DisplayPort source/sink where PCB trace or cable length exceeds the native 8-10 dB loss budget at HBR2 rates. When designing with this part, place it within 4 inches of the DisplayPort connector; provide a solid 3.3 V decoupling network (10 uF bulk + 0.1 uF/0.01 uF high-frequency) at VCC; and route the high-speed TX/RX pairs with 100 ohm differential impedance and length matching within 5 mils per pair. This page synthesizes distributor pricing, drop-in same-package alternatives from the Diodes DisplayPort redriver family, DDC/AUX mux companion parts, and practical PCB layout notes not aggregated in the manufacturer datasheet.
PI3USB102GZLEX - USB 2.0 2:1 Switch with 5V Protection | Diodes Inc
The Diodes Incorporated PI3USB102GZLEX is a high-performance USB 2.0 high-speed switch configured as a single differential channel 2:1 multiplexer/demultiplexer, packaged in a 10-pin TQFN (1.3x1.6 mm) with an exposed thermal pad. It supports USB 2.0 high-speed (480 Mbps) signaling, offers low on-resistance (5 ohm max), a 1 GHz -3 dB bandwidth, and integrated 5V over-voltage protection on Y+/Y- pins per USB 2.0 specification, allowing all I/O pins to withstand Vbus shorts (5V +/- 10%) whether the chip is powered on or off. A USB switch is a specialized analog multiplexer designed to route USB 2.0 differential pairs between two physical ports or between a single port and a downstream controller. It belongs to the broader family of analog switches and multiplexers, which sit under interface ICs in the semiconductor taxonomy. These parts are critical in systems where one USB physical-layer transceiver must service multiple connectors, OTG roles, USB Type-C role swaps, dock/multi-connector designs, or test-mode path selection. By isolating one data path while activating another, the switch lets one SoC PHY serve two USB connectors without contention. Key differentiating features include very low bit-to-bit skew, high channel-to-channel noise isolation, flow-through pinout for simplified PCB routing, and an improved Ioff voltage range that reduces leakage when VCC is removed. Bidirectional operation means it supports both host-side and device-side roles equally well, and it operates across the -40C to +85C industrial temperature range. The 10-TQFN (1.3x1.6) footprint measures only 2.08 mm^2, enabling it to fit comfortably inside USB connector shields, Type-C mid-mount boards, and dongle-class products. Typical applications for the PI3USB102GZLEX span consumer tablets, notebooks, dock stations, USB Type-C adapters, OTG phones, and any system that needs to share one USB 2.0 PHY between two physical ports. Inside a tablet, for example, it sits between the SoC's USB pins and the system micro-USB or Type-C connector, providing 5V Vbus short protection for the SoC's USB lines. The part can also multiplex between an internal USB header and an externally accessible connector for service-mode diagnostics or docking. When designing with the PI3USB102GZLEX, place the device adjacent to the USB connector so the 5V Vbus short protection works as close to the system boundary as possible. Use a 100 nF decoupling capacitor close to VCC, and follow the USB 2.0 differential pair impedance target of 90 ohm differential. When the chip is powered down, signal leakage through the switch is dominated by Ioff, so confirm this does not exceed downstream PHY leakage budgets. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical PCB design considerations - information that goes beyond what is found in the manufacturer datasheet alone.
PI3VST01UE - VGA HPD Signal Generator | MSOP-8 | Diodes
The Diodes Incorporated (formerly Pericom) PI3VST01UE is a single-channel VGA Hot Plug Detect (HPD) signal generator IC housed in an 8-pin MSOP (Mini Small Outline Package). The device generates a buffered HPD logic signal used in legacy VGA connectors, supporting DisplayPort-to-VGA adapters, docking stations, and monitor-side hot-plug detection circuits where a clean, low-jitter logic-level assertion is required. Key features include a wide 3.0 V to 5.5 V single-rail supply range, CMOS/TTL-compatible HPD output, low quiescent current draw suitable for always-on bias rails, and an integrated pull-up on the HPD output pin per the VESA-recommended 1 kohm impedance. The MSOP-8 surface-mount package is footprint-compatible with standard industry pinouts and supports automated PCB assembly. The PI3VST01UE is a specialized analog mixed-signal interface IC belonging to the analog switch / special-purpose switch family (also classifiable as a video interface switch). Within the broader component taxonomy it sits under interface ICs, video ICs sub-category, semiconductor -> integrated circuit -> analog mixed-signal IC -> HPD signal generator. Its function is to provide electrical buffering and level translation of the HPD logic signal that source devices use to detect cable presence on VGA/DisplayPort output chains. Typical applications include DisplayPort-to-VGA adapters, video docking stations, monitor-side cable-presence detection on VGA inputs, KVM switches that must expose HPD to a graphics source, and legacy graphics cards that lack a native HPD output stage. It is also used in industrial video distribution equipment where hot-plug events must be regenerated cleanly to avoid host GPU re-enumeration glitches. When designing with this device, observe standard ESD precautions on the VGA DDC/HPD lines and decouple VCC with at least a 0.1 uF ceramic capacitor placed within 5 mm of the supply pin. The exposed pad on the MSOP-8 should be soldered to the PCB ground plane for thermal performance and pin-1 reference accuracy. This page synthesizes distributor pricing (DigiKey, Mouser, Octopart), package-level cross-references, drop-in alternatives, and PCB-level design notes into a single reference that is not duplicated on the manufacturer datasheet.
PI4IOE5V96248ZLEX - 48-bit I2C I/O Expander 56-TQFN | Diodes Inc
The Diodes Incorporated PI4IOE5V96248ZLEX is a 48-bit I2C-bus I/O expander organized as 6 banks of 8-bit quasi-bidirectional I/O, packaged in a 56-pin TQFN (7x7 mm) with an exposed thermal pad. It operates from a 2.3 V to 5.5 V supply, supports a 1 MHz I2C (Fast-mode Plus) interface, and provides an open-drain interrupt output plus a hardware reset pin for cascading and address expansion. An I2C I/O expander is a digital IC that multiplies the limited GPIO resources of a host microcontroller by exposing additional general-purpose input/output pins addressable over the two-wire I2C serial bus. In the broader component hierarchy, this places the device within the interface IC category (I/O expanders), itself a subclass of digital logic and bus-interface semiconductors that sit between a controller and peripheral signals. The PI4IOE5V96248 specifically targets MCUs whose GPIO count is the limiting factor for keypads, switches, LEDs and other human-machine interfaces. Key features include built-in LED driver capability with selectable drive strength (25 mA / 30 mA per pin), 250 nA typical standby current, push-pull and open-drain output modes, hardware reset, and cascading capability through user-configurable I2C addresses. The 56-TQFN exposed-pad package provides a low thermal resistance path that sustains continuous high-current LED drive without derating. The device integrates 5 V tolerant I/O on a 2.3 V-5.5 V supply, allowing direct interface to 3.3 V and 5 V rails without level shifters. Internally the chip implements six 8-bit I/O banks (P0..P5), each with independent control registers for direction, pull-up enable, output value, and interrupt-on-change masking. The interrupt output aggregates any unmasked change across the 48 pins and signals the host, while the reset pin simplifies multi-chip synchronization and cascaded configurations. The 1 MHz I2C clock and cascading address expansion make it suitable for very large GPIO fanouts in industrial control panels. Typical applications include industrial keypads and control panels, multi-LED status indicators, white goods human-machine interfaces, point-of-sale terminals, and any MCU-limited system requiring 48 or more general-purpose I/O lines. The integrated LED driver also makes it a strong fit for RGB lighting arrays that otherwise occupy multiple MCU pins with software PWM. When designing with this part, route the 56-TQFN exposed pad to a contiguous ground copper pour for both thermal dissipation and low-impedance return. The I2C pull-ups must be sized for the 1 MHz Fast-mode Plus clock; values in the 1 kOhm to 2.2 kOhm range are typical for 3.3 V and 5 V rails. Multiple PI4IOE5V96248 devices may share the bus by setting their A0/A1/A2 address straps to unique values, expanding the system to 192 I/O or more without any firmware change to the bus protocol layer. This page synthesizes distributor pricing, drop-in alternatives, and practical I2C expander design notes not found in the manufacturer datasheet alone.
PI5USB31213 - USB Type-C DRP Controller 10Gbps | Diodes Inc.
The Diodes Incorporated PI5USB31213 is a USB Type-C Dual Role Port (DRP) controller with integrated 2:1 USB 3.2 Gen 2 differential mux switches supporting 10Gbps SuperSpeed data rates, housed in a 24-pin X1-QFN (2x4 mm) package. It supports both pin control and I2C control based on the ADDR pin setting. A USB Type-C port controller manages configuration channel (CC) logic, connector orientation detection, and power role negotiation between host, device, and dual-role ports. Within the power management and interface IC hierarchy, DRP controllers bridge the USB Type-C connector and the system USB controller, automatically configuring port roles and flipping SuperSpeed differential pairs for either plug orientation. Key features include compliance with USB Type-C Specification 1.1, dual differential channel 10Gbps mux/deMux switching, automatic port orientation configuration through CC detection, and VCONN sourcing to power active cables and accessories. In host mode the device monitors the ID pin for connector status and offers default current mode to power attached accessories. The PI5USB31213 supports host-mode, device-mode, and dual-role-mode operation selected via the PORT pin, and integrates the USB controller interface and Type-C connector logic in one die, reducing external component count compared to a discrete mux plus separate CC controller. The 5V VCONN sourcing capability eliminates an external VCONN supply for powered cables. Typical applications include smartphones and tablets with USB Type-C connectors, laptops and notebooks requiring dual-role ports, docking stations, and desktop motherboards implementing USB 3.2 Gen 2 front-panel ports where a 10Gbps switchable mux is required. Design considerations: note that the PI5USB31213 is classified NRND (Not Recommended for New Designs) by Diodes Incorporated; new designs should use the actively promoted PI5USB31213A, which shares the same feature set including USB 3.2 Gen 2 10Gbps switching and Type-C 1.1 support. Verify SuperSpeed channel insertion loss budget over the mux at 10Gbps in the layout. This page synthesizes distributor pricing from LCSC, DigiKey, and Mouser, drop-in alternative analysis, and lifecycle guidance not found in the manufacturer datasheet, as of 2026-10-19.
PI7C9X111SLBFDE - PCIe to PCI Reversible Bridge | Diodes Incorporated
The Diodes Incorporated PI7C9X111SLBFDE is a single-lane (x1) PCI Express to 32-bit/66 MHz PCI reversible bridge from the SlimLine family, packaged in a 128-pin LQFP (14x14 mm). It delivers forward and reverse bridging between a PCIe root complex and legacy PCI devices, making it a drop-in solution for industrial, embedded, and communications platforms that still require PCI peripherals. The part supports PCIe 1.1 (2.5 GT/s) and integrates clock power management, hot-plug, and active-state power management (ASPM). A PCI Express bridge is a protocol translation device that maps PCIe Transaction Layer packets onto the conventional PCI bus protocol (or vice versa), allowing legacy PCI silicon to be used on modern PCIe-only SoCs and chipsets. Within the broader taxonomy, this part sits in the hierarchy: PCIe bridge -> bridge IC -> interface IC -> integrated circuit -> semiconductor. Reverse bridging is a key differentiator, allowing a PCIe endpoint port to expose a PCI bus to legacy masters - a configuration not supported by cheaper one-way bridges. Key specifications include 32-bit/66 MHz PCI bus support, x1 PCIe link, 5.0 GT/s raw signaling rate on the PCI side, low-power operation via clock gating, and integrated reference clock. The 128-LQFP package exposes all PCI and PCIe signaling, including REQ_L/GNT_L, AD[31:0], C/BE_L[3:0], PERST#, REFCLK+, REFCLK-, and the standard JTAG/sideband pins. Strapping pins (TM1, REQ_L[3:2], REVRSB) configure polarity, clock power management, and PCI bus mode at PERST# de-assertion. Architecturally, the PI7C9X111SL uses a non-transparent or transparent transaction layer with on-chip buffering and arbitration. Forward and reverse modes share the same die; the only configuration difference is the REVRSB strapping pin and bridge-side register programming. Compared to a discrete PCIe PHY plus controller FPGA, the integrated solution saves board area and reduces BOM cost while meeting PCI-SIG compliance. Typical applications include legacy PCI card carriers on modern PCIe motherboards, industrial control backplanes, telecom baseband cards that still need PCI peripherals, medical imaging systems, and avionics/transportation platforms with long PCI lifecycles. It is commonly paired with PCIe-root SoCs such as NXP i.MX, Intel Atom-class processors, or Xilinx/Altera FPGAs that lack a native PCI host bus. When designing with the PI7C9X111SLBFDE, pay attention to the REFCLK routing (100 MHz differential, PCIe-compliant), the PERST# sequencing relative to the host and the device tree enumeration order, and the bulk-decoupling requirements on each VCC pin. Reverse mode also requires that the BIOS/firmware recognize the bridge as a PCI-to-PCIe bridge so legacy PCI resources are mapped correctly. This page synthesizes distributor pricing (as of 2026-10-09), drop-in same-package alternatives, and practical design notes not found on the Diodes marketing page - giving engineers one place to evaluate the bridge against PCI-SIG and application requirements.
PI7C9X111SLBFDE - PCIe-to-PCI Reversible Bridge | Diodes Inc
The Diodes Incorporated PI7C9X111SLBFDE is a single-lane PCI Express (x1 PCIe) to PCI / PCI-X reversible bridge, packaged in a 128-pin LQFP (14x14 mm) with a 3.3V single supply. The device implements forward and reverse bridging between a x1 PCIe root complex / endpoint and a 32-bit, 33/66 MHz conventional PCI or 66 MHz PCI-X bus, enabling designers to extend the life of legacy PCI peripherals in modern PCIe-only platforms. A bridge IC (also called a PCI-to-PCI or PCIe-to-PCI bridge) is a protocol-translation device that connects two physically and electrically distinct bus segments. The PI7C9X111SL sits in the connectivity hierarchy as: bridge -> bus converter -> interface IC -> signal-conditioning semiconductor. It appears in systems that must glue a downstream legacy I/O controller (NIC, SCSI, industrial I/O, video capture) to an upstream host that no longer exposes a PCI bus, which is common after the industry migrated to PCIe-only chipsets around 2010-2015. Key electrical and functional features include a single 3.3V supply rail, integrated PHY for PCIe Gen1 (2.5 GT/s) and PCI/PCI-X bus interface logic, support for both forward (PCIe primary, PCI secondary) and reverse (PCI primary, PCIe secondary) bridge modes, configurable via strapping pins, and 32-bit datapath operation up to 66 MHz. The 128-LQFP package exposes a generous pin budget so designers can route full 32-bit PCI plus x1 PCIe plus sideband control signals without an internal serializer. The architecture is based on Diodes' (formerly Pericom) SlimLine PCIe-to-PCI bridge family, with on-chip transaction translation, posted write buffering, completion tracking, and standard PCI configuration space. Power consumption is optimized for embedded and add-in-card applications where a small footprint and low thermal dissipation are required. The part is qualified to operate over commercial temperature ranges suitable for embedded computing, networking, and industrial platforms. Typical applications include PCIe-mini-PCI adapter cards, industrial PCs with legacy PCI I/O, embedded systems migrating from PCI to PCIe hosts, networking line cards that still require PCI peripheral controllers, test and instrumentation backplanes, and POS / kiosk / medical platforms with long-life PCI peripherals. The reversible bridge mode also supports evaluation boards and protocol-analyzer use cases where the host side of a PCI design needs to be exposed as a PCIe endpoint. When designing with this device, pay close attention to the 3.3V rail decoupling (100 nF + 10 µF near the supply pins), PCIe AC-coupling capacitor placement on the transmit pair, and the strapping-pin configuration table for forward vs reverse mode selection. Reference clock routing and REFCLK+ / REFCLK- length matching must follow the PCIe CEM specification. Always verify the secondary PCI bus timing budget against the loaded PCI segment to avoid protocol violations at 66 MHz operation. This page synthesizes distributor pricing, same-package drop-in alternatives, application companion chips, and practical design notes not found in the manufacturer datasheet, giving engineers a single reference for board bring-up, sourcing, and second-source planning.
PI7C9X111SLBFDE - x1 PCIe-to-PCI Reversible Bridge | Diodes Inc
The Diodes Incorporated PI7C9X111SLBFDE is a SlimLine x1 PCI Express to 32-bit/66 MHz PCI reversible bridge housed in a 128-pin LQFP (14x14 mm) package. According to the Diodes product page, the part delivers high-performance forward and reverse bridging with very low power consumption and a small footprint, making it the latest addition to the PCI Express Bridge SlimLine family of solutions. Key headline specifications include: 32-bit/66 MHz PCI interface, x1 PCIe upstream port, reversible bridge architecture, and 128-LQFP (14x14) footprint. A PCI Express-to-PCI bridge is a specialized interface IC that converts transactions between the modern PCIe serial point-to-point protocol and the legacy parallel PCI bus, enabling legacy PCI cards (NICs, video capture, industrial I/O) to operate behind newer PCIe-only host chipsets. It sits within the broader taxonomy of interface ICs -> bus bridges -> protocol converters -> semiconductors, and is one of the few commercially active reversible bridge families in production. Compared with conventional PCIe-to-PCI bridges, the PI7C9X111SL adds bidirectional traffic support, allowing the legacy PCI device to expose memory or DMA windows to the PCIe host. Key features highlighted on the PI7C9X111SL datasheet include compliance with PCI Express Base Specification 1.1, 32-bit/66 MHz conventional PCI bus support, REQ/L[3:2]/REVRSB pin-strap configuration, and an optional Clock Power Management mode entered via TM1 strap. The bridge supports PME#, INTx, and conventional PCI interrupt/clock request signaling for legacy adapter passthrough. Its small-footprint 128-LQFP makes it attractive for embedded single-board computers and industrial backplanes with tight board real estate. The device uses a packetized split-transaction architecture to translate PCIe TLP packets into conventional PCI cycles, with internal buffering sized for the x1 link. The reversible bridge capability means the chip can also operate as a PCI-to-PCIe bridge (PCI primary side facing the host), which is uncommon and useful in adapter cards that need to expose a single PCIe endpoint while presenting legacy PCI bus timing upstream. Typical uses are industrial drive-in backplanes, retrofit board adapters that need to expose a single PCIe endpoint while presenting legacy PCI bus timing upstream, and embedded SBCs continuing to host legacy add-in cards. The 128-LQFP package supports a common load of 60 trailing-combe CTPs, enabling cost-effective board assembly. When designing with this part, ensure the upstream PCIe link is wired with proper AC coupling capacitors and 100-ohm differential impedance. The TM1 strap selection for Clock Power Management should be tied high or low through a 10k resistor at board level. The bridge requires a 100 MHz reference clock for the PCIe side and a PCI clock for the downstream bus - both must be present before PERST# de-assertion. This page synthesizes distributor pricing, drop-in alternatives from Diodes Incorporated and competitors, and practical design notes not consolidated in the manufacturer datasheet. Compliance status and parametric proximity have been cross-checked against DigiKey, Mouser, Octopart, and the Diodes product page.
PI7C9X111SLBFDEX - PCIe to PCI Reversible Bridge | Diodes Inc
The Diodes Incorporated PI7C9X111SLBFDEX is a SlimLine x1 PCI Express to 32-bit/66 MHz PCI reversible bridge IC in a 128-pin LQFP (14x14 mm) package. It delivers high-performance, low-power transparent bridging between a PCIe x1 upstream port and a conventional 32-bit/66 MHz PCI bus, supporting both forward (PCIe-to-PCI) and reverse (PCI-to-PCIe) bridge operation. The part is supplied on Tape & Reel and is rated for industrial temperature operation. A PCIe-to-PCI bridge is a protocol-translating device that lets modern systems lacking a native PCI host controller still address legacy PCI cards, or conversely lets a legacy PCI host expose an endpoint to a PCIe root complex. Bridges like the PI7C9X111SLBFDEX sit in the interconnect hierarchy between the system root complex and the I/O subsystem, allowing product designers to extend the lifecycle of mature 32-bit/66 MHz PCI peripherals (data-acquisition cards, frame grabbers, industrial I/O) on newer PCIe-only CPUs, or to add PCIe endpoint capability to legacy PCI platforms. Key features include 32-bit/66 MHz PCI bus support, a single-lane (x1) PCIe interface, reversible bridge direction, very low power consumption, a small LQFP-128 footprint, and clock power management. The reversible architecture is enabled by pin strapping on the TM1 ball: when TM1 is strapped low, the part uses REQ_L[3:2] and REVRSB to invoke the Clock Power Management feature at PERST# de-assertion. The PI7C9X111SLBFDEX is part of Diodes' SlimLine PCIe bridge family, optimized for compact embedded designs. Typical applications include legacy PCI card migration onto PCIe-only host boards, industrial single-board computers, test and measurement backplanes, embedded vision and frame-grabber adapters, and reverse-bridge use cases where a legacy PCI host must communicate with a PCIe endpoint. The -EX suffix on the part number denotes the Tape & Reel packaging option. When designing with this device, pay close attention to PCIe reference-clock routing and AC-coupling capacitor placement, ensure PERST# timing complies with the PCIe CEM specification, and follow the datasheet's hot-plug and clock-power-management pin-strap recommendations. The part operates from a single 3.3 V supply. This page synthesizes distributor pricing, drop-in alternative analysis, and practical design notes for the PI7C9X111SLBFDEX that are not consolidated in the manufacturer datasheet, helping engineers evaluate sourcing and second-source options.
PI7C9X2G404SLBFDE - 4-Port PCIe 2.0 Switch | Diodes
Diodes Incorporated PI7C9X2G404SLBFDE is a 4-port, 4-lane PCI Express 2.0 packet switch in a 128-pin LQFP exposed-pad package. It supports two channels and is designed as a low-power, lead-free system component for embedded PCIe routing applications. The verified distributor data identifies it as a 4-port, 4-lane PCIe 2.0 packet switch; additional electrical characteristics were not supplied in the retrieved source set and are marked as required data below. A PCI Express packet switch is a semiconductor device that manages traffic between PCIe endpoints and a host or upstream port. It belongs to the packet-switch, interface-IC, and semiconductor hierarchies, using serialized high-speed lanes to distribute PCIe traffic among downstream devices. A four-port, four-lane configuration is useful when a system must consolidate storage, networking, graphics, or add-in-card connections behind a PCIe interface. The available data confirms four downstream ports, four lanes, PCIe 2.0 classification, two channels, a 128-pin LQFP package, and an exposed thermal pad. The package is identified as 14 x 14 mm by distributor data. The manufacturer description identifies embedded systems, Wi-Fi routers or gateways, printers, storage, combo cards, HBAs, and set-top systems as possible use cases. The switch is intended to provide a compact PCIe connectivity solution while keeping system power and board area under control. Its exact lane data rate, auxiliary voltage, operating temperature, reference-clock requirements, lane impedance, and electrical timing are not stated in the verified data, so those parameters remain explicitly unresolved rather than being inferred. PI7C9X2G404SLBFDE is suitable for board designs that require a PCIe switching function and a 128-pin LQFP land pattern. Design work should preserve the exposed-pad thermal and electrical requirements, validate the complete PCIe signal-integrity stack-up, and confirm pin-level functions against the manufacturer datasheet before layout release. This page consolidates verified distributor specifications, manufacturer product positioning, commercial availability information, and carefully qualified replacement findings. Because the provided evidence does not establish enough distinct pin-compatible devices, the alternatives section avoids padding the list with unsupported equivalents. For pricing, LCSC showed a starting price of $9.8100 and in-stock status in the retrieved results, while Mouser, DigiKey, Arrow, and other distributors provided listing or datasheet references. Pricing and availability should be reconfirmed at the time of purchase.
PI7C9X2G404SLQ - PCIe 2.0 4-Port Packet Switch AEC-Q100 | Diodes
The Diodes Incorporated PI7C9X2G404SLQ is an automotive-compliant PCI Express 2.0 packet switch providing 4 ports over 4 lanes in a 128-pin LQFP (14x14 mm) package, qualified to AEC-Q100 and manufactured to meet lead (Pb)-free and green system requirements. A PCI Express packet switch is a switching fabric device that expands a single upstream PCIe root-port link into multiple downstream ports, allowing one host controller to communicate with several endpoints simultaneously. Within the system hierarchy, it sits between the PCIe controller (root complex) and endpoint devices, forming part of the interconnect layer of a computing or embedded platform alongside bridges and retimers. Key features of the PI7C9X2G404SLQ include its SlimLine low-power architecture, four-port/four-lane PCIe Gen2 topology, AEC-Q100 automotive qualification, and Pb-free green manufacturing. These attributes make it well suited to designs where lane count is limited but multiple PCIe endpoints must be supported, and where extended temperature and reliability requirements apply. Technically, the device belongs to the Pericom PI7C9X2G404SL packet-switch family (Diodes acquired Pericom Semiconductor). The SL (standard) and SLQ (automotive/qualified) variants share the same silicon architecture and SlimLine package; the SLQ variant is specifically characterized and qualified for automotive deployment. Compliance with the PCI Express Base Specification enables interoperability with standard root complexes and endpoints without custom drivers. Typical applications include automotive infotainment and telematics platforms, Wi-Fi routers and gateways, embedded industrial systems, storage controllers, HBAs, combo cards, and printers, where a cost-effective PCIe fan-out is required. A key design consideration: confirm lane allocation across the four downstream ports, since the device provides four lanes total; heavily loading one port with all four lanes starves the remaining ports. Verify power budget and reference-clock distribution per the manufacturer datasheet. This page synthesizes verified manufacturer data, drop-in alternatives, application guidance, and practical design notes not found in a single datasheet or distributor listing.
PI7C9X3G1224GPAHFCE - PCIe Gen3 12-Port 24-Lane Switch | Diodes
The Diodes Incorporated PI7C9X3G1224GPAHFCE is a PCI Express (PCIe) Gen3 packet switch supporting 24 lanes of 8 Gb/s Gen3 SERDES in flexible port configurations from 3 ports up to 12 ports, housed in a 324-ball H-FCBGA (19 x 19 mm) package shipped in tray form (84 pieces per tray). A PCIe packet switch is a switching fabric device that connects a root complex or upstream host port to multiple downstream endpoints, arbitrating and routing PCIe transaction-layer packets between ports. Within the system hierarchy, it sits at the fabric level of the PCIe architecture - above individual endpoint controllers and below the root complex - and is a key building block of server, storage, and expansion platforms that need more PCIe connectivity than a host CPU natively provides. Key features of the PI7C9X3G1224GP family include the flexible tile-based port architecture, where a basic cell called a tile consists of 8 ports and 16 lanes for Tile 0, allowing variable lane-width allocation per port; support for the PCIe Gen3 data rate of 8 GT/s per lane; and 24 total lanes that can be aggregated into wide ports (x4, x8) or split into narrow ports (x1, x2) depending on system topology requirements. Technically, the switch implements the full PCIe packet routing engine: it decodes TLP headers, performs address-based routing in the switch's internal hierarchy of virtual PCI-to-PCI bridges, and manages link training, equalization, and lane reversal on each SERDES interface. The architecture allows the flexible port configuration by allocating variable lane width for each port, so designers can tailor fan-out without changing silicon. Typical applications include server expansion backplanes, NVMe SSD storage controllers with multiple drive bays, PCIe expansion chassis, industrial host adapter cards, and communications platforms aggregating multiple endpoint cards onto a single host root port. When designing with this device, verify the port-to-lane mapping of the chosen package option against your board topology, and plan the power delivery and SERDES layout (controlled-impedance differential pairs, AC coupling, reference clock distribution) early, since 24 Gen3 lanes place significant demands on stackup and trace budget. This page synthesizes distributor availability data, drop-in alternatives within the PI7C9X3G1224GP family, and practical design notes not found in a single manufacturer datasheet.