RF et sans fil
Sous-catégories
Produits (682)
PN7160B1EV - NFC Plug & Play Controller | NXP Semiconductors
The NXP Semiconductors PN7160B1EV is an NFC (Near Field Communication) Plug and Play controller with integrated firmware and an NCI (NXP Controller Interface) host interface, housed in a 64-ball VFBGA package. It operates at 13.56 MHz and supports the full NFC Forum mode set: reader/writer, peer-to-peer (P2P), and card emulation. It is compatible with popular host MCUs including NXP's LPC, Kinetis, and i.MX families, and runs from dual supply rails of 1.65 V to 1.95 V and 3.0 V to 3.6 V. An NFC controller is a contactless interface IC that drives an external antenna, demodulates incoming RF load modulation, manages ISO 14443 / ISO 15693 / FeliCa / MIFARE protocols, and presents a standardized command set (NCI) to the host processor. In the system hierarchy it sits between the host MCU and the analog antenna matching network, on top of which are layered RF transceivers, RFID reader ICs, and contactless front-ends in the broader power-management and connectivity chain. Key features include support for FeliCa, ISO 14443, ISO 15693, and MIFARE protocols over an SPI or I2C host interface, integrated firmware that enables Android, Linux, and Windows drivers, and RTOS / no-OS support. The PN7160 family also includes optimized power management for battery-powered applications and a low-power polling mode suitable for always-on card detection use cases. The integrated NCI stack removes the need for a dedicated NFC firmware team, accelerating time-to-market for OEMs. Typical applications include NFC payment terminals, smart-home commissioning tools, Bluetooth-pairing helpers, access-control readers, and industrial IoT nodes that read NFC tags for configuration or authentication. The dual-rail supply lets the host side run at 1.8 V while the RF section runs from 3.3 V, simplifying mixed-voltage SoC designs. When designing with this device, allocate PCB real estate for the matching network (typically four capacitors and one inductor) between the IC and the antenna coil. Follow NXP application note AN11740 for EMC compliance and observe the antenna tuning steps in the reference design to meet ISO 10373-6 test limits. This page synthesizes distributor stock, drop-in same-package NXP variants, and practical antenna-matching design notes not all found in the manufacturer datasheet, giving engineers a single source for PN7160B1EV selection and sourcing decisions.
PN7160B1EV-C100K - NFC Plug&Play Controller | NXP | VFBGA-64
The NXP PN7160B1EV-C100K is an NFC Plug and Play controller with integrated firmware and NCI (NFC Controller Interface) interface, housed in a 64-ball VFBGA package. It operates the RF front-end at 13.56 MHz supporting FeliCa, ISO 14443, ISO 15693, and MIFARE standards, with host-side supply of 1.65V to 1.95V (VDD) and 3V to 3.6V (VBAT/VDDP), and connects to the host processor through SPI. An NFC controller is a contactless front-end IC that handles the physical and data-link layers of Near Field Communication (NFC) and RFID protocols. In the system hierarchy it sits between the host application processor (which runs the NFC software stack) and the RF antenna coil on the PCB. NFC controllers belong to the broader family of RFID reader ICs, which in turn are a subset of RF transceivers and wireless connectivity semiconductors. The PN7160 family is a Plug and Play variant, meaning the heavy RF tuning, protocol stack management, and NCI command set are embedded in the IC, offloading these tasks from the host. Key features include integrated load balancing, automatic EEP (Energy-Efficient Polling), low-power card detection (LPCD), and dynamic power control (DPC) that adjusts transmitter output based on field strength. The device supports all NFC Forum modes (Reader/Writer, Peer, CE-p2P pair of readers, Card Emulation) and provides driver support for Android, Linux, RTOS, and bare-metal environments. An on-chip LDO and DC-DC convertor minimize BOM count. The PN7160 architecture integrates the analog RF front-end (transmitter, receiver, AGC, signal processor), a Cortex-M0 microcontroller running NXP's NCI firmware, and a host interface block (SPI, I2C, or NCI UART). Compared to discrete reader designs, the integrated approach shortens design cycles and reduces PCB area. The "B1EV/C100K" suffix designates the specific firmware revision and VFBGA-64 package. Typical applications include NFC-enabled point-of-sale terminals, smartphone accessories, smart-home pairing devices, secure authentication tokens, and wireless charging companion chips. The wide host MCU compatibility supports plug-and-play features for quick system integration across mobile, IoT, and embedded platforms. When designing with the PN7160B1EV-C100K, follow NXP application note AN11996 for antenna matching network design and observe the PCB layout guidelines for the VFBGA-64 package, including a continuous ground plane beneath the BGA to minimize spurious emissions and ensure reliable RF performance.
PN7160B1EV-C100Y - NFC Plug & Play Controller, 64-VFBGA | NXP
The NXP PN7160B1EV-C100Y is an NFC Plug and Play Controller with Integrated Firmware and NCI Interface, housed in a 64-ball VFBGA package. It operates at 13.56 MHz and supports all major contactless standards including FeliCa, ISO 14443, ISO 15693, MIFARE, and NFC Forum modes. The host interface is SPI, with supply voltages of 1.65V to 1.95V and 3V to 3.6V. An NFC controller is an integrated circuit that implements the physical and protocol layers of Near Field Communication, allowing a host processor to read and write NFC/RFID tags, emulate contactless smart cards, and peer-to-peer data exchange with phones or other NFC devices. The PN7160 belongs to the broader hierarchy: NFC controller -> contactless frontend -> RF IC -> wireless transceiver -> semiconductor. Its integrated firmware and NCI (NFC Controller Interface) compliance remove the need for developers to write low-level stack code, placing the part in the Plug-and-Play category rather than the raw PN512/PN53x register-level controllers. Key differentiating features include support for all NFC Forum modes (Reader/Writer, Peer-to-Peer, Card Emulation), integrated firmware with NCI interface, driver availability for Android, Linux, and Windows, RTOS and bare-metal support, a low-power standby mode with host wake-up via IRQ, and a single 3.3V rail plus a 1.8V host interface supply. The integrated LDO and power management reduce external BOM, while the embedded firmware accelerates time-to-market. Technically, the PN7160 uses a Cortex-M0 microcontroller core running NXP's licensed contactless stack, with on-chip matching network control and automatic antenna tuning support. The RF output stage is compliant with ISO/IEC 14443 type A/B, ISO/IEC 15693, FeliCa, and NFC Forum digital protocol specifications. The SPI host interface runs up to 10 MHz and exposes an NCI-compliant command set, making the part portable across any OS with an NCI driver. Typical applications include payment terminals, mobile point-of-sale (mPOS) devices, access control readers, IoT pairing and provisioning, Bluetooth/Wi-Fi tap-to-connect, eTicket and transit readers, and industrial identification. The VFBGA-64 footprint suits compact reader designs where board area is at a premium. When designing in, allocate at least a 30 mm x 30 mm keep-out area under and around the antenna, route the SPI bus as short as possible, and follow NXP application note AN11740 antenna matching guidance. Use the included NXP NCI driver package to minimize stack porting effort. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the standalone NXP datasheet.
PN7160B1HN - NFC Plug & Play Controller with NCI | NXP
The NXP Semiconductors PN7160B1HN is an NFC Plug and Play Controller with integrated firmware and an NCI (NFC Controller Interface) interface, designed for rapid integration into a wide range of NFC-enabled systems. It operates at 13.56 MHz, supports FeliCa, ISO 14443, ISO 15693, and MIFARE standards, and connects to the host MCU through an SPI interface. Supply voltage is dual-rail at 1.65 V to 1.95 V (host interface) and 3 V to 3.6 V (RF/analog), and it ships in a 40-VFQFN exposed-pad package. According to the manufacturer datasheet, it supports all NFC Forum modes and includes native drivers for Android, Linux, and Windows. A Near Field Communication (NFC) controller is a contactless short-range radio transceiver that operates at 13.56 MHz and conforms to ISO/IEC 14443, ISO/IEC 15693, FeliCa, and NFC Forum specifications. NFC controllers sit in the wireless connectivity hierarchy between simple RFID readers and full application processors, providing peer-to-peer, reader/writer, and card-emulation functions to a host MCU via a standardized NCI command set. The PN7160 family targets consumer, industrial, and embedded-payment use cases where offloading the RF stack, low power draw, and fast host integration are priorities. Key features include integrated firmware that removes the need for host-side stack development, a high RF output power that enables reliable operation even with small antennas, and on-board dynamic power control (DPC) that adjusts transmit power based on field strength to limit current consumption. The device is qualified to operate over the -40 C to +85 C industrial range, and it supports extended-length APDUs required by EMVCo L1. A hardware reset pin, multiple GPIO lines, and an IRQ output simplify host bring-up. From an architecture standpoint, the PN7160 uses a dedicated firmware-controlled state machine with an embedded RF front-end. Because all protocol handling is on-chip, the host only needs to send standardized NCI commands; this keeps the host driver footprint small and lets the same firmware support multiple host operating systems. The exposed thermal pad on the 40-VFQFN package is essential for RF performance and must be soldered to the ground plane. Typical applications include contactless payment terminals, access-control readers, IoT provisioning, Bluetooth-pairing helpers, and e-Government document readers. The MPN suffix B1 denotes the integrated firmware variant. Design considerations center on antenna matching, EMC compliance, and PCB layout: the RF loop must be kept short, the exposed pad must be well-grounded, and the host SPI lines should be length-matched to avoid signal-integrity issues at high speeds. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet. Engineers can use the comparison_table and design_notes sections to evaluate the PN7160 against alternative NFC controllers before committing to a BOM.
PN7160B1HN-C100E - NFC Plug & Play Controller | NXP | HVQFN-40
The NXP PN7160B1HN-C100E is a high-performance NFC Plug and Play controller with integrated firmware and an NCI (NFC Controller Interface) interface, housed in a 40-pin HVQFN exposed-pad package. Operating at 13.56 MHz and supporting FeliCa, ISO 14443, ISO 15693, and MIFARE standards, the part includes Android, Linux, and RTOS drivers for accelerated system integration across consumer and industrial platforms. The SPI host interface operates on two supply rails: 1.65 V to 1.95 V (digital host I/O) and 3 V to 3.6 V (RF analog). The /C100E firmware suffix identifies the production-ready NCI binary supplied by NXP for out-of-box interoperability with the NFC Forum stack (NCI 2.0) on Android, Linux, and Windows hosts, removing driver bring-up cost and shortening OEM time-to-market. An NFC (Near Field Communication) controller is a mixed-signal IC that drives a contactless front-end (antenna + matching network) for short-range radio at 13.56 MHz, demodulating reader/writer, peer-to-peer, and card-emulation traffic while exposing a digital command interface to a host processor. In the power-management hierarchy the PN7160 sits between the application processor and the RF antenna; it is part of the broader family of secure connectivity, contactless-payment, and identification subsystems that includes PN5180 (raw front-end only) and PN532 (legacy peer-to-peer IC). Key features include integrated firmware (no host-side stack required for basic modes), automatic ECP (Enhanced Contactless Polling) detection, low-power card-detection polling, a hardware cryptographic accelerator, secure boot, firmware update, and on-chip LDO regulators for RF and host rails. The HVQFN-40 6 mm × 6 mm footprint with exposed thermal pad supports compact reader PCB layouts while delivering high transmit output power and ISO/IEC 14443-4 higher-layer support. Operating temperature spans -25 °C to +85 °C, making the part suitable for indoor and automotive-cabin applications. Typical applications include NFC tap-to-pay terminals, access control readers, IoT commissioning nodes, smart appliance pairing, and Bluetooth/Wi-Fi hand-off access points. When designing with the PN7160B1HN, careful impedance matching of the antenna loop and TVS protection on the antenna pads are critical to meet IEC 61000-4-2 ESD requirements. Keep the 40 MHz crystal reference and its load capacitors within a few millimeters of the XIN/XOUT pins to maintain RF output stability.
PN7160B1HN-C100Y - NFC Plug & Play Controller, NCI, 13.56 MHz | NXP
The NXP Semiconductors PN7160B1HN-C100Y is a near field communication (NFC) plug-and-play controller with integrated firmware and an NCI (NFC Controller Interface) host interface, designed for rapid integration into embedded systems supporting all NFC Forum modes. Housed in a 40-pin HVQFN (SOT618-1) exposed-pad package, the device operates on a 1.65 V to 1.95 V host supply and a separate 3.0 V to 3.6 V RF/transmitter supply, with carrier frequency at 13.56 MHz supporting ISO 14443, ISO 15693, FeliCa, and MIFARE protocols. An NFC controller is a contactless interface IC that handles the RF modulation, demodulation, protocol stack, and cryptographic primitives required to communicate with contactless cards, NFC tags, and peer-to-peer devices. NXP's PN7160 family sits at the RF front-end layer of an embedded system, typically positioned between the application processor (which runs the NFC application stack) and the antenna matching network. Unlike bare NFC frontends that require extensive firmware development, the PN7160 ships with pre-integrated firmware executed on an embedded Arm Cortex-M0 core, exposing a standardized NCI interface to the host. Key features include integrated firmware supporting reader/writer, peer-to-peer (P2P), and card-emulation modes, support for all NFC Forum NXP-specified modes, dedicated host interfaces including SPI/I2C, and built-in support for Android, Linux, and Windows host drivers. The HVQFN-40 package with exposed thermal pad provides good RF grounding and thermal dissipation for the integrated TX driver stages. The PN7160 also includes secure boot, secure firmware update, and hardware cryptographic accelerators for tag authentication in payment and access-control applications. Architecture-wise, the PN7160 uses an embedded Arm Cortex-M0 microcontroller running NXP's NCI firmware, an analog RF front-end supporting the full 13.56 MHz band, a digital protocol engine handling ISO 14443 type A/B, FeliCa, ISO 15693, NFC-DEP, and NFC Forum tag type 1/2/3/4/5, plus power-management circuitry. The integrated TX current limiter and dynamic power-control loops maintain regulatory compliance for radiated emissions across global RF standards. Typical applications include NFC payment terminals, contactless access-control readers, e-Ticketing terminals, NFC peer-to-pairing dongles, point-of-sale (POS) customer-facing devices, and IoT provisioning gateways. The plug-and-play firmware eliminates months of NFC stack development for OEMs targeting Android Things, Linux embedded, and Windows IoT hosts. When designing with this part, observe the antenna-matching circuit recommendations in the datasheet - typically a 50 ohm differential feed with EMC filter components and a tuning capacitor. Place the SPI/I2C traces away from the RF traces and provide a solid ground pour beneath the IC for proper thermal and RF performance. This page synthesizes distributor pricing, a same-brand PN7160 family cross-reference, and PCB-level design guidance not repeated in the manufacturer datasheet overview.
PN7161A1EV - NFC Plug & Play Controller, 13.56MHz | NXP Semiconductors
The NXP Semiconductors PN7161A1EV is a near field communication (NFC) controller IC with integrated firmware and an NCI (NFC Controller Interface) host interface, housed in a 64-pin VFBGA package. The device operates at an RF frequency of 13.56 MHz and supports FeliCa, ISO 14443, ISO 15693, MIFARE, and NFC Forum protocols, making it a drop-in NFC frontend for embedded systems. It communicates with the host processor through an I2C interface at 1.65V to 1.95V (core) and 3.0V to 3.6V (I/O) supply rails. An NFC controller is a contactless communications IC responsible for the analog RF signal generation, modulation/demodulation, and protocol framing required to communicate with NFC tags, contactless smart cards, and NFC peer-to-peer devices. NFC controllers sit below the host application processor in the system hierarchy (NFC controller -> NFC frontend -> short-range wireless IC -> RF semiconductor) and rely on the host to run the upper NFC stack and application layer. Compared with discrete reader designs, an integrated NFC controller with embedded firmware reduces BOM count, accelerates time-to-market, and eases regulatory compliance for EMVCo and NFC Forum certification. Key features include a built-in antenna driver, integrated non-volatile memory for firmware and configuration, low-power wake-up via host-controlled polling, and native support for Apple Enhanced Contactless Polling (ECP) on the C100 firmware variant. The device targets USB, UART, SPI, and I2C hosts through a single NCI-compliant interface, and integrates the RF matching network driver output, eliminating many external components. The PN7161A1EV variant specifically enables Apple ECP after formal authorization, distinguishing it from the baseline PN7160 firmware builds. Typical applications include payment terminals (EMVCo contactless), point-of-sale readers, access control systems, and industrial NFC tag commissioning where reliable 13.56 MHz RF performance, low standby power, and minimal host CPU overhead are required. The integrated NCI interface also enables easy integration with Linux/Android NXP-NCI stacks and Windows NFC class extension drivers. When designing with the PN7161A1EV, ensure the antenna matching network is tuned for the chosen coil and the host platform's NCI driver stack supports the loaded firmware revision. Power-rail sequencing must place the 1.8V VBAT rail before VDDIO to avoid inrush into the RF section.
PN7161A1EV-C100K - NFC Plug & Play Controller with Apple ECP | NXP
The NXP Semiconductors PN7161A1EV-C100K is an NFC Plug and Play controller with integrated firmware and NCI interface, supporting FeliCa, ISO 14443, ISO 15693, MIFARE, and NFC Forum tag types at 13.56 MHz. It operates from a dual voltage rail (1.65 V to 1.95 V host interface, 3.0 V to 3.6 V RF supply), draws up to 290 mA peak, and is housed in a 64-ball VFBGA package. The /C100K variant adds Apple Enhanced Contactless Polling (ECP) support on top of the standard PN7161 firmware. What is an NFC controller? An NFC (Near Field Communication) controller is an integrated circuit that handles the 13.56 MHz RF front-end, the ISO 14443/ISO 15693/FeliCa protocol layers, and exposes a digital host interface (I2C, SPI, or NCI in the NXP case) so an application processor can read/write NFC tags, emulate cards, or perform peer-to-peer data exchange without writing low-level driver code. NFC controllers sit hierarchically under NFC/RFID ICs -> wireless transceivers -> semiconductor. The PN7161 family targets the higher level of this stack by integrating the RF matching network, antenna driver, and a complete NCI firmware image so OEMs can drop it onto a board and ship an NFC reader in days. Key features include a built-in antenna driver with adjustable output power, integrated non-volatile memory for firmware storage, hardware low-power wake-up via an NFC-field detector, and a high-output RF stage capable of driving typical antennas at over 1.5 W conducted. The /C100K firmware build supports Apple ECP, which is required for certain Apple Wallet terminal modes (Apple VAS, Apple ECP) and is otherwise identical to the /C100 build in terms of electrical and mechanical characteristics. The PN7161 architecture combines an Arm Cortex-M0 core for host-side command processing, an 80C51 core for real-time RF protocol handling, dedicated hardware for ISO 14443 A/B, ISO 15693, FeliCa, and NFC-Forum tag-type demodulation, and a silicon-graded RF front-end. The internal NVM stores the NCI firmware image, allowing field upgrades over the NCI interface and removing the need for an external flash on the smallest designs. Typical applications include NFC reader modules for point-of-sale (POS) terminals, Apple Wallet-compliant contactless payment readers, NFC tag reading/writing for access control, Bluetooth pairing via NFC, and consumer electronics such as printers and wearables. The integrated antenna driver simplifies BOM and PCB layout versus discrete RF front-end designs. When designing with this part, ensure a well-matched 50 ohm antenna network, follow NXP reference design (H/NXP-NXP-DRP-REF) layout guidelines for the RF matching area, and respect the moisture sensitivity level (MSL 3, 168 hours floor life) for VFBGA-64 handling. Use the NXP NCI host library on Linux, Android, or Windows to issue commands without writing low-level RF driver code. This page synthesizes distributor pricing from DigiKey, Mouser, LCSC and Octopart, drop-in same-package variants of the PN7161, and practical design notes that are not duplicated in the manufacturer datasheet.
PN7161A1EV-C100Y - NFC Plug & Play Controller, Apple ECP, VFBGA-64 | NXP
The NXP Semiconductors PN7161A1EV-C100Y is an NFC Plug and Play Controller with integrated firmware and NCI (NFC Controller Interface), housed in a 64-ball VFBGA package. It is a 13.56 MHz RFID reader IC supporting FeliCa, ISO 14443, ISO 15693, MIFARE, and NFC Forum protocols via an I2C host interface, supplied from a 1.65V-1.95V or 3.0V-3.6V dual-rail input. The /C100Y variant adds Apple Enhanced Contactless Polling (ECP) support on top of the standard PN7161 feature set, targeting iPhone-based wallet and access-control use cases. An NFC controller is a mixed-signal IC that handles the physical-layer (RF front-end, modulation/demodulation) and low-level protocol stack of an ISO 14443/ISO 15693 reader system, offloading these real-time tasks from the host application processor. The host communicates via NCI (a standardized command set defined by the NFC Forum) over I2C, and the PN7161 family adds integrated firmware (Plug and Play) so designers do not need to develop or certify a contactless stack themselves. This places the PN7161 in the taxonomy: NFC controller -> contactless reader -> 13.56 MHz RF IC -> wireless/RFID IC -> semiconductor. Key features include integrated RF front-end, automatic ECP polling per Apple specification, support for all major contactless standards (ISO 14443 A/B, ISO 15693, FeliCa, MIFARE Classic/Ultralight/DESFire, NFC-DEP), NCI 2.0-compliant host interface, and low-power standby/Polling loop modes. The integrated DC-to-DC control supports direct battery supply in the 2.8V-5.5V range when paired with an NXP PCA941xA companion, simplifying power-tree design in portable terminals. Architecturally, the PN7161 integrates an ARM Cortex-M0 core for on-chip firmware execution, an AGC-controlled RF transmitter, multiple receiver inputs for better small-antenna performance, and a high-efficiency PMU. Compared with discrete reader ICs, the integrated firmware removes a major certification risk and reduces time-to-market for OEM payment, access, and pairing products. Typical applications include NFC payment terminals, point-of-sale (POS) readers, access control and identity readers, Bluetooth/NFC pairing, and Apple Wallet VAS/Value-Added Services. The wide host interface and OS-agnostic NCI make it compatible with Linux, Android, Windows, and RTOS-based hosts. Design consideration: select an external DC-DC such as the PCA9410A/PCA9411A/PCA9412A when VIN exceeds 5.5V or when higher output power is required. Without a DC-DC, the part operates from a clean 1.8V or 3.3V rail. This page synthesizes distributor pricing from DigiKey/Mouser/LCSC, drop-in alternative MPNs, and practical PCB/antenna design notes not collated in the manufacturer datasheet.
PN7161A1HN - NFC Plug & Play Controller with Apple ECP | NXP
The NXP Semiconductors PN7161A1HN is a 13.56 MHz NFC Plug and Play controller with integrated firmware, NCI 1.0 host interface, and hardware support for Apple Enhanced Contactless Polling (ECP), housed in a 40-pin HVQFN exposed-pad package (6x6 mm). It supports FeliCa, ISO 14443-A/B, ISO 15693, MIFARE Classic, MIFARE DESFire, and NXP NTAG/NFC Forum Type 1-5 tag protocols through its integrated transceiver, AFE, and on-chip matching network. An NFC controller is a mixed-signal semiconductor that combines a 13.56 MHz RF front-end (transmitter, receiver, and antenna matching) with a digital protocol stack. It sits below the application processor in a connected device's architecture: host SoC -> NCI/I2C -> NFC controller -> RF field -> contactless tag/reader/P2P peer. Within the broader taxonomy the PN7161A1HN belongs to: NFC controller -> contactless front-end IC -> wireless connectivity -> semiconductor. Offloading RF and protocol handling from the host reduces BOM count, firmware effort, and EMC risk for OEMs integrating contactless features. Key features include a single supply input (1.65-3.6 V with internal DC-DC supporting 3.0-5.5 V VBAT variants on related part numbers), up to 1.5 W output power delivered to the antenna load, ultra-low-power card-detection polling modes that draw roughly 100 uA in LPCD, integrated firmware loadable over I2C, and hardware cryptographic accelerators for MIFARE Classic Crypto1 and AES-128. An exposed thermal pad keeps theta_JA low enough for handheld and POS-terminal designs without an external heatsink. The PN7161A1HN embeds an Arm Cortex-M0 core that runs the NCI framing, AFI/anti-collision, and proprietary NXP extensions. The integrated TX LDO and current-limiting circuitry protect against antenna detuning and foreign-field events, while the embedded matching network simplifies PCB antenna design - external components are limited to a single EMC filter and the antenna coil itself. Typical applications include NFC tap-to-pay terminals, smartphone and tablet accessory sidecar PCBs, Bluetooth-pairing smart speakers, POS/PIN-pad readers, eBike and EV-charging authentication, and contactless firmware-update kiosks. Apple ECP enables a deterministic contactless handshake with iOS 17+ for wallet card selection and digital car-key workflows. When designing with this part, follow NXP application note AN12364 for the recommended antenna matching network and EMC filter component values. Keep the antenna trace loop area below 1 cm² away from the IC to minimize stray coupling, and provide a low-impedance ground plane under the exposed pad using at least nine thermal vias to the inner ground layer. This page consolidates distributor pricing, verified pin-compatible alternatives from the PN7160/PN7161 family, and practical layout notes not aggregated on the manufacturer datasheet.
PN7161A1HN-C100E - NFC Plug & Play Controller with Apple ECP | NXP
The NXP Semiconductors PN7161A1HN-C100E is an NFC (Near Field Communication) Plug and Play controller with integrated firmware, an NCI (NFC Controller Interface) host interface, and native support for Apple Enhanced Contactless Polling (ECP), housed in a 40-pin HVQFN (6 mm x 6 mm) exposed-pad module. It targets a 13.56 MHz RF carrier and supports FeliCa, ISO 14443 (Type A/B), ISO 15693, MIFARE, and NFC Forum tag types, while exposing an I2C host interface at addresses selectable between 1.65V-1.95V (host) and 3.0V-3.6V (RF/PMU) supply domains. An NFC controller is a mixed-signal IC combining an RF analog front-end, a digital protocol stack (NCI 1.0 / 2.0), and an embedded firmware state machine that offloads host-side polling, anti-collision, and tag/RFID reader transactions. The PN7161 belongs to the broader NXP NFC controller family (PN5180, PN5190, PN7220, PN7150, PN7160), positioned as a drop-in upgrade for designers migrating from PN7150/PN7159 and seeking lower host CPU overhead. It is a key subcategory of RFID Reader ICs inside RF Identification, which sits in the Wireless / Sensor Network technology stack alongside Wi-Fi and BLE combo parts. Key features include full NCI 1.0/2.0 host compliance, embedded firmware for autonomous polling, Apple ECP support, support for all NFC Forum modes (Reader/Writer, Peer-to-Peer, Card Emulation), an integrated LDO/DC-DC for the RF section, and a single I2C interface. The integrated firmware reduces host code size and minimizes the need for host CPU interrupts, accelerating Linux, Android, and RTOS porting on i.MX, LPC, and Kinetis MCU platforms. The 40-pin HVQFN exposed pad also provides a low-thermal-resistance path, supporting continuous RF field generation. Architecturally, the PN7161A1HN-C100E pairs an ARM Cortex-M0 core with NXP's proven analog demodulator IP, on-chip tuning capacitors, and direct battery connection support through the integrated VANT (antenna supply) booster. This reduces external BOM (no external LDO required) and simplifies PCB layout for POS terminals, access control readers, and IoT-NFC bridges. Apple ECP authorization (NDA-gated firmware variant) requires registration with Apple MFi to enable ECP features - the silicon supports it but the firmware unlock is a software/license step. Typical applications include payment terminals (POS), physical access control readers, NFC tag readers in printers/consumer electronics, automotive infotainment NFC pairing (AEC-Q100 subscription grade not in -C100E suffix), and IoT commissioning bridges. Designers choose it over PN7150 for lower BOM, lower host CPU load, and Apple ECP readiness, and over PN5180/PN5190 when a higher-level NCI interface is preferred over a register-level PHY. When designing with this part, ensure the PCB antenna matching network targets 13.56 MHz with a Q below 35 to meet ISO 14443 bandwidth, and route the exposed thermal pad with at least 9 thermal vias to a continuous ground pour. Because the I2C SDA/SCL lines require pull-ups per the NCI specification, populate them per the typical application schematic and verify the host MCU's I2C clock-stretching tolerance - NCI polling bursts can stretch the clock longer than naive I2C controllers tolerate.
PN7161A1HN-C100Y - NFC Plug & Play Controller | NXP | 40-VFQFN
The NXP Semiconductors PN7161A1HN-C100Y is an NFC Plug and Play controller with integrated firmware and NCI (NXP NFC Controller Interface), operating at 13.56 MHz and supporting FeliCa, ISO 14443, ISO 15693, and MIFARE contactless protocols in a 40-pin HVQFN (SOT1655-1) exposed-pad package. This PN7161 variant specifically adds support for Apple ECP (Enhanced Contactless Polling), enabling seamless integration with Apple devices. The device operates from dual supply rails of 1.65V to 1.95V (typically 1.8V) and 3.0V to 3.6V for the host interface and RF analog sections respectively. The integrated firmware eliminates the need for a host-resident NFC stack, dramatically reducing host code size and design-in complexity. Host communication is handled via I²C, supporting standard MCUs from NXP's LPC, Kinetis, and i.MX families as well as third-party controllers. Background: An NFC (Near Field Communication) controller is a specialized mixed-signal IC that manages the physical and protocol layers of 13.56 MHz contactless communication, including RF field generation, demodulation, modulation, anti-collision, and cryptographic authentication for tags/cards. NFC controllers sit within the broader hierarchy of RF identification ICs -> RFID reader/transponder ICs -> wireless connectivity -> semiconductor, providing the lowest-level hardware interface while higher software layers (NCI, NFC Forum, NDEF) handle application logic. Modern plug-and-play NFC controllers integrate the full firmware stack so the host processor only needs to issue high-level commands, making them functionally distinct from RFID reader chips that require an external stack. Key features include a high RF output power supporting typical NFC reader ranges, low standby current suitable for always-on applications, support for EMVCo and NFC Forum compliance, and a single 40-pin package that consolidates all functions to minimize external BOM. The exposed thermal pad enables efficient heat dissipation in compact designs. The C100Y variant is the Apple ECP-enabled firmware configuration shipped in production packaging quantities, while the base PN7160 supports the same hardware without Apple-ECP-specific code extensions. The integrated ARM Cortex-M0 core handles all on-chip processing, offloading real-time NFC protocol timing from the application processor. An on-chip LDO and DC-DC converter generate internal supply rails from a single external 3.3V feed, simplifying power-tree design. The device also includes EEPROM for firmware patches and configuration storage, so field updates do not require external memory components. Typical applications include NFC payment terminals, Bluetooth pairing via NFC, smart home commissioning, wireless charging authentication, access control readers, and OEM authentication tags. The Apple ECP support specifically targets iPhone-based tap-to-pair and tap-to-pay use cases. When designing with this controller, follow NXP's reference antenna design guidelines and ensure proper impedance matching for the matching network components to achieve the rated RF output power across all supported protocols.
PN7161B1EV - NFC Plug & Play Controller, 13.56MHz, VFBGA-64 | NXP
The NXP Semiconductors PN7161B1EV is a Near Field Communication (NFC) Plug and Play controller with integrated firmware and NCI host interface, supporting Apple ECP and housed in a 64-pin VFBGA package. It operates at the 13.56 MHz carrier frequency and is qualified for FeliCa, ISO 14443, ISO 15693, and MIFARE protocols, enabling broad interoperability with contactless cards, tags, and peer devices. What is an NFC controller? An NFC controller is a contactless front-end IC that handles the RF physical layer, protocol stack, and (in many NXP devices) the host-side NCI interface for an application processor. NFC controllers belong to the broader category of RFID reader/writer ICs, which sit within RF & wireless identification semiconductors. They typically integrate an RF front-end, a digital protocol engine, and a host communication interface (I2C, SPI, or NCI), allowing designers to add contactless functionality without writing low-level firmware from scratch. Key features of the PN7161B1EV include support for reader/writer, peer-to-peer, and card-emulation modes; integrated NCI 1.0 host interface over SPI; an on-chip RF front-end with Tx driver and Rx chain; and an integrated firmware stack. The device supports a low-power mode to meet mobile and IoT power budgets, and includes Apple Enhanced Contactless Polling (ECP) support for iOS interoperability. The PN7161B1EV uses a 64-ball VFBGA package optimized for compact PCB layouts typical of smartphones, wearables, and IoT terminals. Internally, it combines an ARM Cortex-M0 core for firmware execution with a dedicated RF front-end, allowing the host processor to offload all NFC stack processing. This architecture reduces host CPU load and simplifies software integration for Android, Linux, and RTOS environments. Typical applications include NFC payment terminals, mobile point-of-sale (mPOS) devices, Bluetooth-pairing tags, automotive digital key systems, eGovernment / eID readers, and IoT provisioning via NFC. The combination of NCI host interface and integrated firmware makes it especially attractive for platforms running Android or Linux where Linux NCI drivers are already available. When designing with the PN7161B1EV, note that it requires an external matching network and antenna tuned to 13.56 MHz; bypass capacitors on VCC are mandatory and the exposed pad must be soldered to the ground plane for thermal dissipation and RF return. Avoid routing digital signal traces beneath the antenna area to minimize detuning. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the NXP datasheet.
PN7161B1EV-C100K - NFC Plug & Play Controller, 13.56MHz, VFBGA-64 | NXP
The NXP Semiconductors PN7161B1EV-C100K is an NFC Plug and Play controller with integrated firmware and an NCI (NXP NFC Controller Interface) host interface, delivered in a 64-ball VFBGA package. It operates at a carrier frequency of 13.56 MHz and supports FeliCa, ISO 14443 Type A/B, ISO 15693, MIFARE, and NFC Forum protocols. The C100K variant adds Apple Enhanced Contactless Polling (ECP) support on top of the PN7160 feature baseline. Supply voltage is 1.65 V to 1.95 V for the digital core and 3.0 V to 3.6 V for the RF analog section, with a typical current consumption around 10.5 uA in standby/polling-low-power mode per the JLCPCB parametric summary. An NFC controller is a contactless front-end IC that manages RF communication with NFC tags, smart cards, and peer devices at 13.56 MHz, exposing the wireless protocol stack to a host processor through a command-based interface such as NCI. Within the system hierarchy, the PN7161 sits between an application processor (the host) and the antenna matching network, falling into the RF & Wireless > NFC Controllers category. It enables payment terminals, access control, and consumer electronics to add NFC functionality without exposing the host to low-level RF protocol handling. Key features include integrated FW, hardware support for Apple ECP (after formal authorization), SPI/host interface, and dynamic power control of the RF output stage. The integrated matching-capable TXLDO and automatic EMD (electromagnetic disturbance) handling simplify antenna design and EMC compliance for OEM integrators building payment or peer-to-peer products. The PN7161B1 architecture builds on NXP's NCI 2.0 standard, exposing a standardized host command set that abstracts the RF protocol stack. The C100K firmware differentiates it from the C100 (PN7160 baseline) and C100Y firmware variants in the same VFBGA-64 footprint, allowing PCB reuse while selecting the feature set needed for Apple-ecosystem interoperability. Typical applications include payment terminals, NFC point-of-sale readers, access control readers, and consumer electronics such as printers, smart appliances, and IoT gateways that need to interact with contactless cards or phones. Industrial HMI panels, EV charging stations, and access control readers also benefit from its peer-to-peer and card-emulation modes. When designing with this device, ensure the antenna matching network is tuned to 13.56 MHz with a Q-factor appropriate for the target card types. Because the ECP feature requires Apple authorization, the firmware image provisioned at NXP must match the integrator's license before ECP commands are accepted by an iPhone or Apple Watch in field. This page synthesizes distributor pricing, drop-in firmware variants within the PN7161 family, and practical RF design notes that are not consolidated in the manufacturer datasheet.
PN7161B1EV-C100Y - NFC Plug & Play Controller, Apple ECP, VFBGA-64 | NXP
The NXP Semiconductors PN7161B1EV-C100Y is a near-field communication (NFC) plug-and-play controller IC that integrates all NFC functionality on-chip, including RF front-end, NCI 1.3-compliant host interface, and embedded firmware. Operating at the 13.56 MHz carrier frequency, it supports FeliCa, ISO 14443, ISO 15693, MIFARE Classic, MIFARE DESFire, and NFC-Forum tag types. The device is supplied in a 64-ball VFBGA package measuring 5.5 mm x 5.5 mm x 0.8 mm. The C100Y firmware build adds Apple's Enhanced Contactless Polling (ECP) support on top of the standard PN7161 NCI feature set. An NFC controller is a radio-frequency identification transceiver that implements the ISO/IEC 14443 and ISO/IEC 15693 contactless protocols, allowing a host processor to read/write NFC tags and emulate contactless smart cards. NFC controllers sit below the operating system NFC abstraction layer, above the antenna matching network, and within the broader category of RFID reader ICs and short-range wireless transceivers. By integrating the analog front end, protocol stack, and firmware, parts such as the PN7161 remove the need for the application MCU to handle millisecond-level RF timing. The PN7161B1 supports automatic RF output power configuration up to +15 dBm into a 50 ohm load, a host-controlled SPI interface (PN7160 also offers I2C), and integrated dynamic power control (DPC) that adjusts output power to compensate for detuned antennas. Supply domains include 1.65 V to 1.95 V (host IO) and 3.0 V to 3.6 V (RF analog), with deep-sleep current below 15 uA. The C100Y firmware extends standard PN7161 NCI polling by enabling Apple ECP, which speeds up iPhone reader interactions for payment, loyalty, and identity applications. This part fits best in point-of-sale terminals, mobile point-of-sale (mPOS) dongles, NFC-Forum peer-to-peer accessories, and smart-home commissioning hubs that must interoperate with iOS devices in addition to Android. The VFBGA-64 footprint is a low-profile package suited to space-constrained products, and the integrated firmware drastically shortens host-side development cycles compared to discrete RF front-ends. Designers do not need prior RF expertise - NXP provides reference antenna matching values and pre-tuned firmware images. Key design trade-offs include the 0.8 mm BGA pitch, which requires assembly with ENIG or ENEPIG surface finish and controlled-impedance routing, plus a separate reset logic to enter download mode for firmware updates. Because the PN7161B1 uses SPI while the PN7160 supports both SPI and I2C, verify host MCU peripherals before substituting. For Apple-only ECP readers the C100Y variant is required; the C100 base firmware omits ECP and is therefore not iOS-optimal.
PN7161B1HN - NFC Controller, 13.56MHz, NCI, VFQFN-40 | NXP
The NXP PN7161B1HN is an NFC controller IC operating at 13.56 MHz with an SPI host interface and NCI (NFC Controller Interface), housed in a 40-pin VFQFN exposed-pad package. It is designed to support EMV L1 compliance, NFC Forum applications, Apple ECP (Enhanced Contactless Polling), FeliCa, ISO 14443, ISO 15693, and MIFARE protocols. The PN7161B1HN is intended for integration into payment terminals, mobile point-of-sale systems, and consumer electronics that require high-performance contactless front-ends. An NFC controller is a near-field communication front-end IC that handles the analog RF layer (antenna tuning, modulation/demodulation) and exposes a standardized digital command interface (NCI) to a host application processor. NCI controllers like the PN7161B1HN offload the timing-critical contactless protocol stack from the host CPU, enabling the application processor to run the user-facing payment, access-control, or pairing logic while the PN7161B1HN manages RF compliance and certification requirements. Within the broader system hierarchy, an NFC controller sits under the wireless connectivity IC category, alongside Wi-Fi and Bluetooth transceivers, and is typically paired with a secure element for payment systems. Key features include integrated firmware supporting EMV L1 and NFC Forum specifications, a host SPI interface up to 15 MHz, support for Apple ECP (Enhanced Contactless Polling), and dynamic power control. The device supports a wide supply range: 1.65 V to 1.95 V for the digital interface (typical 1.8 V) and 3.0 V to 3.6 V for the RF analog and main supply (typical 3.3 V). The exposed thermal pad on the VFQFN-40 package enables efficient heat dissipation during continuous RF operation. Typical RF output power is sufficient to drive standard contactless reader antennas at the 13.56 MHz carrier frequency used across all major contactless standards. The PN7161B1HN integrates a high-performance ARM Cortex-M0 microcontroller core running NXP's certified NFC firmware stack, an AWC (Active Waveform Control) transceiver for improved RF performance, and on-chip tuning capacitor banks. The architecture separates the host-facing digital domain (1.8 V SPI/I2C) from the RF/analog domain (3.3 V), simplifying integration with low-voltage application processors. EMV L1 certification pre-compliance reduces end-product time to market for payment terminal designs. Typical applications include EMV contactless payment terminals, Apple Pay merchant terminals (ECP-enabled), NFC point-of-sale readers, access control readers, and consumer electronics pairing/identification. The PN7161B1HN is also deployed in industrial NFC readers where EMV and NFC Forum certification is required. When designing with the PN7161B1HN, place the matching network and EMC filter components as close as possible to the RFD_TX/RX pins and ensure the exposed pad is soldered to a sufficient ground plane for thermal relief. The host should run NXP's NCI driver stack and validate antenna matching against the target environment (metal housings, ferrite sheets) to achieve EMV L1 compliance. This page synthesizes distributor pricing, drop-in alternatives, EMV/NFC application guidance, and practical design notes that complement the official NXP datasheet and EMV L1 certification documentation.
PN7161B1HN-C100E - NFC Controller with NCI, Apple ECP | NXP
The NXP Semiconductors PN7161B1HN-C100E is an EMV L1 compliant Near Field Communication (NFC) controller with an NCI (NFC Controller Interface) and integrated firmware, supporting 13.56 MHz contactless operation in a 40-pin HVQFN (6x6 mm) exposed-pad package. It operates from 1.65V to 1.95V and 3.0V to 3.6V supply rails, interfaces to the host through SPI, and supports FeliCa, ISO 14443, ISO 15693, MIFARE, and NFC Forum applications with Apple Enhanced Contactless Polling (ECP) authorization. The PN7161B1HN-C100E is the production version designated by the /C100E firmware bundle, optimized for Apple Wallet and EMV L1 use cases. An NFC controller (also called an NFC front-end or NCI controller) is a semiconductor that sits between a host processor and an NFC antenna, handling the 13.56 MHz RF link, ISO protocol stack, and cryptography offload so that the application processor can speak to the reader through a standardized high-level interface (NCI). Within the system hierarchy, it sits at the interconnect layer: NFC controller -> NFC front-end -> wireless connectivity IC -> semiconductor. It enables contactless payments, ticketing, access control, and peer-to-peer data exchange without burdening the application MCU with real-time RF processing. Key features include full EMV L1 compliance, NCI 1.0 host interface, integrated firmware (PN7161B1HN/C100E bundle), Apple ECP support, automatic ECP handling for Apple Pay, automatic antenna tuning via the integrated VDD_TX driver, low-power standby mode with polling, and on-chip EMC filtering. The device supports both 1.8V and 3.3V host logic via separate supply pins (VDD_IO and VDD), simplifying integration with modern application processors without level shifters. The PN7161B1HN/C100E firmware adds turnkey EMV payment stack handling and Apple Wallet ECP behavior, dramatically reducing host-side software development. Compared to the PN7160, the PN7161 adds Apple ECP support after formal authorization. Compared to discrete RF front-ends (e.g. discrete NFC reader ICs without integrated firmware), the PN7161B1HN-C100E delivers a smaller BOM, simpler EMC compliance path, and faster time to market for payment terminals. Typical applications include point-of-sale (POS) terminals, mobile payment readers, access control readers, transit ticketing terminals, NFC-enabled IoT hubs, and Apple Pay-compatible accessory products. In each case the controller integrates seamlessly into designs that already have a host MCU running Linux, Android, or an RTOS, with NCI driver support available from NXP and mainline Android. When designing with this part, follow NXP application note AN11892 for the antenna matching network and reference the OM27160 evaluation board for the certified antenna design. Pay attention to the exposed-pad (EP) PCB land pattern for thermal dissipation and RF grounding, and verify that the host NCI driver is matched to the firmware bundle revision indicated on the top marking. This page synthesizes distributor pricing, drop-in pin-compatible NXP family alternatives, and practical design notes not found in the manufacturer datasheet.
PN7161B1HN-C100Y - NFC Controller with NCI Interface | NXP
The NXP Semiconductors PN7161B1HN-C100Y is an EMV L1 compliant NFC controller with NCI interface, supporting EMV and NFC Forum applications plus Apple Enhanced Contactless Polling (ECP). It operates at 13.56 MHz and integrates all RF analog front-end, protocol stack handling, and host interface logic in a 40-pin HVQFN (HVQFN-40) exposed-pad package. The device supports a 1.65 V to 1.95 V or 3.0 V to 3.6 V supply range with SPI host interface. What is an NFC controller? An NFC (Near Field Communication) controller is a specialized mixed-signal IC that handles the 13.56 MHz RF physical layer and the NFCIP-1, NFCIP-2, ISO 14443, ISO 15693, FeliCa, and MIFARE protocol stacks, exposing a standardized host interface (NCI, NCI 2.0) to the application processor. In the system hierarchy, an NFC controller sits between the RF antenna and the host CPU and belongs to the broader category of short-range wireless ICs within RF & wireless semiconductor products. Key features include integrated RF front-end with automatic antenna tuning support, full NFC Forum tag type and peer-to-peer mode support, EMVCo L1 and L2 stack offload, dynamic load modulation for Apple ECP, low-power standby modes, and an integrated LDO for the RF section. The PN7161 builds on the PN7160 by adding Apple ECP enablement after formal authorization, while keeping the same VQFN-40 footprint and pinout. The device architecture combines an ARM Cortex-M0 core for firmware execution with hardware accelerators for framing, crypto, and EMVCo polling loops. A high-efficiency RF transmitter uses a single-ended output driving an external EMC filter and matching network, while a pair of differential Rx inputs accept the tag/NFC device response. An integrated temperature sensor and battery-friendly deep-sleep modes reduce idle consumption below typical NFC reader IC benchmarks. Typical applications include NFC payment terminals (POS), mobile point-of-sale accessories, EMV contactless readers, access control and ticketing readers, NFC-enabled IoT gateways, and automotive digital key / wireless charging authentication modules. The wide host-side voltage range also makes it suitable for direct connection to 1.8 V application processors. When designing with this device, allocate at least 4 layers of the PCB to the RF section and follow the NXP antenna design guide for the matching network and EMC low-pass filter. A stable host supply and a clean reset sequence are required during firmware download and after EMV stack updates. This page consolidates distributor pricing, drop-in NXP same-family alternatives, and application-specific design notes that complement the manufacturer datasheet and the NXP NFC forum reference designs.
PN7220 - 2W High-Power NFC Controller NCI 2.2 | NXP Semiconductors
The NXP Semiconductors PN7220 is a high-power NFC controller with NCI interface, delivering more than 2.0 W RF output power with high receiver sensitivity in a 64-ball VFBGA package, operating from a 2.4 V to 5.5 V supply with I2C, SPI, and USB host interfaces at 13.56 MHz. An NFC controller is a dedicated frontend IC that manages the contactless radio link between a host processor (smartphone, payment terminal, embedded reader) and NFC cards, tags, or phones. It sits within the RFID/contactless hierarchy: NFC controller -> NFC frontend IC -> RFID transceiver -> wireless connectivity IC, and implements the NFC Forum NCI (NFC Controller Interface) standard so the host stack stays portable. Key differentiating features include NCI 2.2 compliance, more than 2.0 W RF output power for robust field generation in electromagnetically difficult environments, integrated power management that reduces external BOM count, and secure mode switching for payment-grade operation. The part supports EMVCo 3.1 and NFC Forum analog/digital testing targets, making certification faster. Architecturally, the PN7220 integrates the RF analog front end, a contactless protocol engine (ISO 14443A/B, ISO 15693, MIFARE, FeliCa), an embedded firmware core, and voltage regulation on a single die. High receiver sensitivity extends read range with small antennas, while the strong transmit field improves performance near metal or with tightly coupled antenna matching networks. Typical applications include Android-based EMVCo payment terminals, vending machines with contactless payment, NFC Forum readers, industrial access control readers, and point-of-sale peripherals. Design consideration: because output power exceeds 2 W, PCB antenna matching and thermal copper area under the VFBGA must follow the NXP hardware design guidance to stay within EMVCo field tolerances. This page adds value beyond the datasheet by synthesizing distributor availability, drop-in alternative analysis (PN7221), and practical design notes for payment and reader designs.
PN7642 - NFC Reader IC with Cortex-M33 MCU & Security | NXP
The NXP Semiconductors PN7642 is a highly integrated NFC open controller that combines a high-performance NFC reader, a low-power Arm Cortex-M33 microcontroller with 180 kB of programmable flash memory, and a Common Criteria EAL6+ certified secure element, supplied in a BGA form factor (PN7642EV orderable variants). An NFC reader controller is a single-chip integration of an RF analog front end (for 13.56 MHz contactless communication), protocol firmware, and a host-processing MCU. Within the system hierarchy, it belongs to the RF & Wireless > NFC/RFID reader family: antenna driver -> NFC frontend -> NFC controller with MCU (PN7462, PN7642). By merging reader, MCU, and secure element, the PN7642 replaces the need for an extra discrete MCU and a dedicated Secure Element in the bill of materials, reducing board area and BOM cost in payment and access-control designs. Key features include the integrated Common Criteria EAL6+ certified secure element, EMVCo certification for contactless payments, support for ISO 14443 (Type A and Type B) and NFC Forum protocols, and the Arm Cortex-M33 core with 180 kB of user-programmable flash. GPIO resources include multi-function pins such as GPIO2 (PWM2 capability) and GPIO3 (PWM3 capability); when ULPCD (Ultra-Low-Power Card Detection) is used, GPIO3 must be dedicated to aborting the ULPCD function and cannot be allocated to other roles. Technically, the PN7642 pairs a high-performance NFC frontend with a customizable MCU subsystem, enabling customer firmware to implement application logic, key management, and cryptographic operations on-chip. The security toolbox addresses secure key storage, a primary requirement for payment terminals and secure access readers, and the part is supplied in a compact BGA package suitable for space-constrained embedded designs. Typical applications include EMVCo contactless payment terminals, secure access-control and identity readers, and NFC-enabled IoT devices that require both contactless connectivity and embedded security without external components. Design consideration: firmware architecture must account for pin multiplexing constraints such as GPIO3 contention with ULPCD, and designers should consult NXP design-in documents beyond the product data sheet, since detailed design-in information is distributed separately by NXP. This page synthesizes verified distributor pricing, drop-in alternative analysis, and practical design notes not found in the manufacturer datasheet.
PN7642EV - NFC Reader + Arm Cortex-M33 MCU 64-VFBGA | NXP
The NXP Semiconductors PN7642EV is a highly integrated NFC open controller that combines a high-performance 13.56 MHz NFC reader, a low-power Arm Cortex-M33 microcontroller with 180 kB of programmable flash memory, and a security subsystem optimized for secure key storage and cryptography, housed in a 64-ball VFBGA package. An NFC controller IC is a single-chip device that manages contactless communication according to proximity-coupling standards such as ISO 14443-A/B, ISO 15693, FeliCa, and NFC Forum protocols. Within the system hierarchy, it sits between the RF antenna front end and the host application layer, replacing the classic three-chip combination of a dedicated NFC reader IC, a general-purpose MCU, and a discrete Secure Element with one integrated solution. Key features include the integrated Arm Cortex-M33 core running application firmware from 180 kB of on-chip flash, full reader/writer (PCD) support for ISO14443-3/4 A/B, ISO15693 / ISO18000-3 mode 1, FeliCa, ISO18000-3 mode 3, and MIFARE, plus card-emulation (PICC, ISO14443-4A) capability, and up to 21 general-purpose I/Os with PWM functions on GPIO2 and GPIO3. The security toolbox provides secure key storage and cryptographic acceleration, allowing the PN7642 to replace an external secure element in access-control and authentication designs. Host connectivity is flexible via I2C, SPI, UART, or USB, and the device ships pre-initialized with firmware by version code (C100 = firmware 01.00, C101 = firmware 02.00 with pinless-download mode enabled by default, C102 = firmware 03.00). Typical applications include door-access readers, industrial NFC configuration ports, point-of-sale peripherals, and embedded secure-provisioning systems. Design consideration: the PN7642EV (VFBGA) and PN7462AUHN (QFN) are not footprint-compatible despite functional overlap, so package selection must be fixed before PCB layout. This page synthesizes distributor pricing, firmware-variant selection guidance, and practical design notes not found in the manufacturer datasheet.
PN7642EV-C101Y - NFC Controller, Cortex-M33, 64-VFBGA | NXP
The NXP Semiconductors PN7642EV-C101Y is a highly integrated NFC open controller combining a high-performance 13.56 MHz NFC reader, a low-power Arm Cortex-M33 microcontroller with 180 kB of programmable flash memory, and a security subsystem optimized for secure key storage and cryptography, housed in a 64-ball VFBGA package (4.5 mm x 4.5 mm) operating from 2.4 V to 5.5 V. An NFC controller is a mixed-signal system-on-chip that manages contactless communication in the 13.56 MHz ISM band, implementing reader/writer (PCD), card emulation (PICC), and peer-to-peer functions defined by NFC Forum and ISO protocols. In the system hierarchy, it sits between the analog RF front end and the host application layer, and the PN7642 replaces the need for a separate external MCU and a dedicated secure element in a single chip. Key features include support for ISO 14443-3/4-A, ISO 14443-3/4-B, ISO 15693, ISO 18000-3 mode 1 and mode 3 / FeliCa, and MIFARE, plus card emulation per ISO 14443-4A. Host connectivity is highly flexible with I2C, SPI, UART, and USB 2.0 interfaces. Up to 21 general-purpose I/Os with PWM capability enable direct control of LEDs, buzzers, and power sequencing in terminal designs without additional discretes. The integrated security toolbox provides secure key storage and cryptographic acceleration, allowing the PN7642 to handle authentication, key diversification, and encrypted sessions locally. The Arm Cortex-M33 core delivers sufficient headroom for custom application firmware while the 180 kB flash supports field customization. The C101 firmware suffix denotes firmware version 02.00 with pinless-download mode enabled by default, per the NXP PN7642 product data sheet. Typical applications include NFC readers for point-of-sale terminals, access control readers, industrial and building automation nodes, and smart-home or IoT devices requiring contactless provisioning. Design consideration: with a maximum supply current of up to 400 mA during RF field-on transients, the 2.4 V to 5.5 V supply rail and PCB power delivery must be sized accordingly, and the antenna matching network layout should follow the NXP PN7642 reference design. This page synthesizes distributor pricing, drop-in family alternatives, and practical design notes not found in the manufacturer datasheet.
PN7642EV/C100K - NFC Controller with Cortex-M33 MCU | NXP
The NXP Semiconductors PN7642EV/C100K is a high-performance NFC open controller that integrates an Arm Cortex-M33 microcontroller, a full NFC reader front end for 13.56 MHz contactless communication, and a hardware security subsystem in a single 64-ball VFBGA package. It operates from a 1.8 V to 3.5 V supply and supports ISO 14443-A, ISO 14443-3/4-B, ISO 15693, ISO 18092 (NFCIP-1), ISO 18000-3, MIFARE and FeliCa protocols, with host interfaces including I2C, SPI, UART and USB. An NFC controller is a specialized mixed-signal integrated circuit that modulates and demodulates 13.56 MHz RF signals and executes contactless protocol stacks. Within the system hierarchy, the PN7642 sits above discrete NFC front ends: by combining the analog NFC front end, a general-purpose MCU and a secure element on one die, it functions as a complete NFC reader system-on-chip within the connectivity layer of a terminal design. Key differentiating features include 180 kB of programmable flash memory (256 kB total memory per distributor listings), an integrated security toolbox optimized for secure key storage and cryptography, and low-power operation suited to battery-powered readers. The single-chip architecture removes the need for a separate host MCU and a discrete secure element, reducing bill-of-materials count and board area. Technically, the PN7642 combines NXP's proven NFC RF front end with an Arm Cortex-M33 CPU core, providing developer-customizable firmware on the C100 firmware version (01.00). GPIO pins with PWM capability (for example GPIO2/GPIO3 on balls E7 and D7) allow direct control of LEDs, buzzers and power switches. The datasheet also documents firmware variants C101 (02.00, pinless-download mode) and C102 (03.00) for field-upgradeable deployments. Typical applications include point-of-sale payment terminals, access-control readers, battery-powered smart locks, and industrial handheld readers. The security subsystem makes it particularly suited to payment and authentication use cases requiring cryptographic key protection. A key design consideration is the 64-ball VFBGA package: ball-grid mounting requires controlled reflow profiles and is not hand-solderable, so panel design and rework capability should be confirmed before layout. Antenna matching network design should follow the NXP PN7642 antenna design guidance for 13.56 MHz EMC performance. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
PR5331C3HN - 13.56MHz USB NFC Reader IC | NXP | 40-VFQFN
The NXP PR5331C3HN is a highly integrated 13.56 MHz contactless NFC reader/writer transceiver with USB interface, housed in a 40-VFQFN Exposed Pad package. It supports FeliCa, ISO 14443 A/B, and MIFARE protocols via I2C and UART, operates from 2.5V to 3.6V, and delivers plug-and-play NFC functionality for embedded reader designs. According to the NXP product page, the part integrates an internal microcontroller that runs a dedicated ROM code to handle the full RF protocol stack, offloading the host processor from real-time NFC tasks. What is an NFC reader IC? An NFC (Near Field Communication) reader IC, also called a contactless front-end or HF RFID transceiver, is a semiconductor device that energizes and communicates with passive NFC tags, smart cards, and peer devices over a 13.56 MHz magnetic field. NFC reader ICs sit inside the broader RFID / contactless / wireless-charging adjacent semiconductor taxonomy and typically convert the host's digital commands into amplitude-modulated RF and demodulate the load-modulated response from the card. They are critical building blocks for payment terminals, access control, ticketing, pairing, and IoT identification. Key features of the PR5331C3HN include 13.56 MHz operation across multiple air-interface standards (FeliCa, ISO 14443 A/B, MIFARE), dual digital host interfaces (USB and HSU), an integrated 32-bit microcontroller with on-chip ROM firmware, and a 40-VFQFN Exposed Pad footprint for compact surface-mount designs. The device handles peer-to-peer NFC communication and card emulation/reader modes through standard CCID and PC/SC driver stacks, making it attractive for OS-level integration on Windows, Linux and Android hosts. Technically, the PR5331C3HN uses a single-ended antenna driver with internal matching and an LDO-fed analog chain, achieving sub-milliwatt standby power while supporting full RF output into a 50 ohm-equivalent antenna tank during transmit. The integrated ROM implements the complete ISO/IEC 14443-3 Type A/B anticollision, MIFARE Classic crypto, and FeliCa polling sequences, so the host only sees abstracted APDU commands. The 40-pin QFN exposed pad ties to a quiet analog ground and provides a low thermal-resistance path for the ~30 mA peak RF current pulse. Typical applications include NFC readers for POS payment terminals, Windows-logon / physical-access badge readers, NFC pairing modules for Bluetooth/Wi-Fi devices, IoT identification nodes, and developer/evaluation boards. Its USB-only connection model makes it especially clean for PC-tethered designs where an internal MCU slot is precious. Over the air, the part achieves typical operating distances of 4-6 cm with a 50 mm loop antenna matched to the on-chip TX driver. When designing with the PR5331C3HN, lay the antenna within 30 mm of the chip to keep the matching network simple, and tie the exposed pad to a contiguous ground pour with multiple thermal vias to dissipate the RF-pulse current. Designers migrating from PN532 family parts should review the digital host interface selection carefully, because PR5331C3HN favors USB/HSU whereas PN532 typically uses SPI/I2C. This page synthesizes distributor pricing tiers, seven drop-in alternatives within the NXP CL/RC family, and practical design notes not consolidated in the manufacturer datasheet alone.