EP20K400GI655-2 vs EP20K400GI655-1X Comparaison
Comparaison détaillée côte à côte de EP20K400GI655-2 par Altera et EP20K400GI655-1X par Altera. Comparez les spécifications clés, les paramètres électriques, le conditionnement, le statut de cycle de vie, les prix et la disponibilité pour déterminer le meilleur composant pour vos exigences de conception.
Altera
EP20K400GI655-1X - 400K Gate APEX 20K FPGA, 16640 Logic Elements, 655-Pin CPGA | Altera (Intel)
EP20K400GI655-1X ObsoleteComparaison des spécifications
| Paramètre | EP20K400GI655-2 | EP20K400GI655-1X |
|---|---|---|
| Marque | Altera | Altera |
| Catégorie | FPGA & CPLD | FPGA & CPLD |
| Statut du cycle de vie | Obsolete | Obsolete |
| Statut du stock | In Stock | In Stock |
| Prix unitaire (USD) | $175,00 | $160,00 |
| Manufacturer | Altera Corporation | — |
| Series | APEX 20K (EP20K400) | — |
| Device Type | Field Programmable Gate Array (FPGA) | — |
| Typical Gate Count | 400,000 gates | — |
| Logic Elements (LE) | 16,640 | — |
| Maximum User I/O | 496 | — |
| Dedicated Inputs | 6 | 4 |
| Number of Terminals | 655 | 655 |
| Boîtier | SPGA-655 (47 mm x 47 mm) | — |
| Nominal Supply Voltage | 2.5 V | — |
| Supply Voltage Range | 2.375 V to 2.625 V | — |
| Propagation Delay | 3.1 ns (typical) | 2.5 ns (typical for -1 grade) |
| Technology | CMOS SRAM | — |
| Température de fonctionnement | -40C to +85C (industrial) | -40 C to +85 C (industrial) |
| Type de montage | Through-Hole / Socket | Through-Hole (PGA) |
| Moisture Sensitivity Level | 1 (per Altera family) | — |
| Configuration Method | JTAG, Passive Serial, Passive Parallel | — |
| I/O Standards Supported | LVTTL, LVCMOS, PCI, GTL+ | — |
| Embedded Memory | Embedded System Blocks (ESBs) | — |
| Statut RoHS | [DATA_NEEDED: RoHS status] | Compliant |
| Statut du cycle de vie | Obsolete (legacy Altera APEX 20K family) | — |
| Family | — | APEX 20K |
| Device | — | EP20K400 |
| Logic Elements | — | 16640 |
| User I/O Lines | — | 502 |
| Package Type | — | Ceramic Pin Grid Array (CPGA) |
| Package Code (JESD-30) | — | S-CPGA-P655 |
| Package Equivalence Code | — | SPGA655,47X47 |
| Package Body Material | — | CERAMIC (metal-sealed co-fired) |
| Speed Grade | — | -1 |
| Process Technology | — | CMOS, SRAM-based configuration |
| Niveau de sensibilité à l'humidité (MSL) | — | 1 |
| Peak Reflow Temperature | — | 220 C |