Intel

EPF10K10AQC208-2 - 10K-Gate FLEX-10KA FPGA, 208-PQFP | Intel

Référence : EPF10K10AQC208-2 ✗ Fin de vie

En stock Expédié sous 1 à 3 jours ouvrés

3.0 V to 3.6 V Vdss 208-Pin PQFP (BFQFP) 28x28 mm Package 142.86 MHz Speed

À partir de $22 USD / unité

MOQ : 1 |

Prix mis à jour : 2026-09-11

Tarifs dégressifs

Qté	Prix unitaire	Total
1	$33	$33,00
10	$30	$300,00
100	$27	$2 700,00
500	$24.5	$12 250,00
1 000	$22	$22 000,00

ℹ️ Tous les prix sont en USD

Voir la fiche technique (PDF) Voir les alternatives

Quantité

EPF10K10AQC208-2 Présentation

The Intel EPF10K10AQC208-2 is a member of the FLEX-10KA family of Field-Programmable Gate Arrays (FPGAs) housed in a 208-pin Plastic Quad Flat Pack (PQFP/BFQFP) measuring 28x28 mm. The device integrates 576 logic elements, 72 logic array blocks (LABs), and 134 user I/O pins, with 6144 bits of embedded RAM. It operates from a 3.0 V to 3.6 V supply, uses 0.3 um CMOS SRAM process technology, and supports a maximum internal frequency of 142.86 MHz. Speed grade -2 corresponds to a maximum internal propagation delay in the medium-speed range.

What is an FPGA? A Field-Programmable Gate Array is a semiconductor integrated circuit built around an array of configurable logic blocks (CLBs/LABs), programmable interconnects, and I/O cells, allowing the designer to implement arbitrary digital logic after fabrication. FPGAs occupy the middle ground between fixed-function ASICs and software-programmable microcontrollers, providing hardware-timed parallelism and reprogrammability. The FLEX-10KA family sits within the broader taxonomy of programmable logic devices (PLDs) -> FPGAs -> SRAM-based LUT FPGAs -> legacy/low-density FPGAs, and was historically used for glue logic, bus interfacing, and DSP pre-processing in telecom and industrial systems.

Key features of the EPF10K10AQC208-2 include embedded array blocks (EABs) for memory or multiplier functions, JTAG-compliant boundary-scan test support, in-system programmability via the serial configuration EPROM interface, and 5V-tolerant I/O on selected pins. Each LAB combines 8 logic elements with a carry chain, while each EAB provides up to 2048 bits of dual-port RAM.

Architecture: the FLEX-10KA device fabric uses a four-input look-up table (LUT) per logic element, fast row-and-column interconnect, and dedicated carry chains for arithmetic. The 0.3 um process delivers predictable timing closure for designs up to several thousand gates, with the FastTrack interconnect minimizing routing congestion.

Typical applications include legacy industrial control, telecom glue logic, prototyping interfaces to legacy buses (PCI, ISA, VME), DSP pre-processing, and educational platforms. The 208-pin PQFP footprint is still widely supported in long-lifecycle industrial designs.

Design consideration: the EPF10K10AQC208-2 requires an external configuration EPROM (EPC1/EPC2) on every power-up, since the SRAM-based fabric is volatile; designers must budget for the configuration circuit and the POR (power-on reset) timing.

This page synthesizes distributor pricing, FLEX-10KA family variants, and practical configuration/design notes that go beyond what is printed in the original Altera FLEX-10KA datasheet.

Alternatives de remplacement direct pour EPF10K10AQC208-2 — même boîtier, compatible broche à broche. Les références à boîtier différent nécessitant une retouche du PCB sont exclues.

Variantes de cette série

Modèles de la même série directement compatibles avec EPF10K10AQC208-2 (même facteur de forme et même empreinte) — différant par Package, Family, Process Technology, Speed Grade, Configuration Method.

EPF10K10AQC208-3

Altera

Package: 208-BQFP / 208-PQFP, 0.5 mm pitch, gull-wing

Family: FLEX 10KA Embedded Programmable Logic Device

Process Technology: 0.42 µm CMOS SRAM