5M240ZT144C5N vs 5M1270ZT144C5N Perbandingan

Perbandingan bersamaan detil 5M240ZT144C5N dari Intel dan 5M1270ZT144C5N dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum 5M240ZT144C5N 5M1270ZT144C5N
Merek Intel Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Aktif Aktif
Device Family MAX V —
Logic Elements (LEs) 240 —
User I/Os 114 114
User Flash Memory (UFM) 8 Kbits 8 Kbits
Configuration Memory Internal Flash (non-volatile) Flash (non-volatile, in-system programmable)
Maximum Operating Frequency 1.47 GHz (internal performance) —
Pin-to-Pin Logic Delay (tPD1) 7.5 ns —
Paket TQFP-144 (T144), 22 mm x 22 mm TQFP-144 (22 x 22 mm, 0.5 mm pitch)
Rentang Suhu Kerja 0 C to +85 C (commercial) —
Core Voltage 1.5 V (internal LDO, derived from VCCINT) —
I/O Standards Supported LVCMOS 1.5/1.8/2.5/3.3 V, LVTTL —
Programming Interface JTAG (IEEE 1149.1 / IEEE 1532) JTAG in-system programmable (Altera Quartus II)
Supply Voltage VCCIO 1.5 V to 3.3 V —
Tipe Mounting Surface Mount Surface Mount
Status RoHS Compliant Compliant
Level MSL 3 (per JEDEC J-STD-020) —
Device Type — CPLD (Complex Programmable Logic Device)
Series — MAX V
Logic Elements — 1270
Macrocells — 980
Maximum Internal Frequency — 118.3 MHz
Pin-to-Pin Propagation Delay (tPD) — 6.2 ns
Internal Frequency (typical) — 201 MHz
VCCINT (Core Supply) — 1.71 V to 1.89 V
VCCIO (I/O Supply, per bank) — 1.2 V to 3.3 V
Number of I/O Banks — 4
Supported I/O Standards — LVCMOS, LVTTL, PCI up to 3.3 V, 1.2 V to 3.3 V LVCMOS on JTAG pins
JTAG Interface — IEEE 1149.1 (TMS, TDI, TDO, TCK in Bank 1)
Program/Erase Cycles — Up to 100,000
Suhu Kerja — 0 C to +85 C (commercial grade)

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon