EPC1LC20C vs EPC1213LC20 Perbandingan

Perbandingan bersamaan detil EPC1LC20C dari Altera dan EPC1213LC20 dari Intel. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EPC1LC20C EPC1213LC20
Merek Altera Intel
Kategori FPGA & CPLD EEPROM
Status Lingkungan Hidup NRND Obsolete
Tipe Memori Serial Configuration Flash OTP Configuration PROM (Flash-based)
Ukuran Memori 1 Mbit (1,048,576 bits) 212 Kbit
Configuration Clock (DCLK) 8 MHz maximum —
Antarmuka Serial (DATA/DCLK) + JTAG (IEEE 1149.1) Serial (Altera FPGA configuration protocol)
Tegangan Pemuat 3.3 V or 5.0 V —
Programmability In-system via JTAG One-Time Programmable (OTP) via IEEE 1149.1 JTAG
Cascading Support Yes (nCS, CS pins) —
Paket 20-pin LCC (Leadless Chip Carrier) 20-PLCC (J-lead, 9x9 mm)
Tipe Mounting Surface Mount (ceramic) Surface Mount
Suhu Kerja -40C to +85C (industrial) 0C to +70C (Commercial)
Compatible FPGA Families FLEX 10K, ACEX 1K, APEX 20K —
JTAG Pins TCK, TMS, TDI, TDO —
Configuration Mode Slave-serial (FPGA-master) —
Level MSL MSL3 (ceramic, floor life 168 hours) —
Status RoHS [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: RoHS compliance status]
Maximum Configuration Clock — 6 MHz
Supply Voltage (Core) — 5.0 V
I/O Voltage Tolerance — 3.3 V / 5.0 V
In-System Programmability — Yes (5.0 V and 3.3 V ISP)
Supported FPGA Families — ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, Stratix II GX
Compression Support — Yes (FPGA decompresses bitstream during load)
Package Code — QCCJ

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon