EPC1LC20C vs EPC1213LC20 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPC1LC20C disebabkan oleh Altera dan EPC1213LC20 disebabkan oleh Intel. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPC1LC20C EPC1213LC20
Merek Altera Intel
Kategori FPGA & CPLD EEPROM
Status Lingkungan Hidup NRND Obsolete
Jenis Ingatan Serial Configuration Flash OTP Configuration PROM (Flash-based)
Saiz Ingatan 1 Mbit (1,048,576 bits) 212 Kbit
Configuration Clock (DCLK) 8 MHz maximum —
Antaramuka Serial (DATA/DCLK) + JTAG (IEEE 1149.1) Serial (Altera FPGA configuration protocol)
Tegangan Pemberi Arus 3.3 V or 5.0 V —
Programmability In-system via JTAG One-Time Programmable (OTP) via IEEE 1149.1 JTAG
Cascading Support Yes (nCS, CS pins) —
Kemasan 20-pin LCC (Leadless Chip Carrier) 20-PLCC (J-lead, 9x9 mm)
Jenis Pemasangan Surface Mount (ceramic) Surface Mount
Suhu Operasi -40C to +85C (industrial) 0C to +70C (Commercial)
Compatible FPGA Families FLEX 10K, ACEX 1K, APEX 20K —
JTAG Pins TCK, TMS, TDI, TDO —
Configuration Mode Slave-serial (FPGA-master) —
Aras MSL MSL3 (ceramic, floor life 168 hours) —
Status RoHS [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: RoHS compliance status]
Maximum Configuration Clock — 6 MHz
Supply Voltage (Core) — 5.0 V
I/O Voltage Tolerance — 3.3 V / 5.0 V
In-System Programmability — Yes (5.0 V and 3.3 V ISP)
Supported FPGA Families — ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, Stratix II GX
Compression Support — Yes (FPGA decompresses bitstream during load)
Package Code — QCCJ

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga