EPM5016DC-15 vs EPM5016PC-1 Perbandingan
Perbandingan bersamaan detil EPM5016DC-15 dari Altera dan EPM5016PC-1 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.
Perbandingan Spesifikasi
| Parameter Umum | EPM5016DC-15 | EPM5016PC-1 |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Obsolete |
| Device Family | MAX 5000 | — |
| Product Type | EPLD (Erasable Programmable Logic Device) | — |
| Macrocells | 16 | 16 |
| Logic Array Blocks (LABs) | 2 | 1 |
| Dedicated Inputs | 4 | — |
| User I/O Pins | 12 | — |
| Pin-to-Pin Delay (tpd) | 15 ns | — |
| Maximum Frequency (fmax) | 71 MHz | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 4.75 V to 5.25 V |
| Programming Voltage (VPP) | 12.75 V | — |
| Suhu Kerja | 0 °C to 70 °C (commercial) | 0 C to +70 C (commercial) |
| Paket | Ceramic DIP-24 (windowed) | PDIP-20 (plastic DIP, through-hole) |
| Tipe Mounting | Through-Hole | — |
| Process Technology | CMOS EPROM | — |
| Configuration Memory | Non-volatile UV-erasable EPROM | CMOS EEPROM (UV-erasable) |
| Status RoHS | [DATA_NEEDED: RoHS status - pre-RoHS era part, likely non-compliant] | Non-compliant (PDIP with SnPb leads, pre-RoHS era) |
| Lead Finish | [DATA_NEEDED: lead-free status] | — |
| Family | — | MAX 5000 EPLD |
| Usable Gates | — | 200 |
| Propagation Delay (tPD) | — | 35 ns |
| Maximum Frequency (fMAX) | — | 62 MHz |
| Setup Time (tSU) | — | [DATA_NEEDED: setup time ns] |
| Supply Current (ICC) | — | 50 mA typical |
| Jumlah Pin | — | 20 |
| Programming Interface | — | Altera 4-pin JTAG-style (MasterBlaster / ByteBlaster) |