EPM5032DC-2 vs EPM5032DC-20 Perbandingan

Perbandingan bersamaan detil EPM5032DC-2 dari Altera dan EPM5032DC-20 dari Intel. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EPM5032DC-2 EPM5032DC-20
Merek Altera Intel
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Product Type CPLD (Complex Programmable Logic Device) —
Series MAX 5000 —
Macrocells 32 32
Usable Gates (typical) 600 —
Logic Array Blocks (LABs) 4 —
Paket 20-pin CDIP (Ceramic DIP) 20-pin DIP (Windowed Ceramic, 0.3" wide)
Speed Grade -2 (tPD ~25 ns, commercial) -20
Configuration Memory EPROM (one-time programmable per generation; UV-erasable variants exist) —
Supply Voltage (VCC) 5 V (single supply, +/-5%) 5 V
Suhu Kerja 0C to +70C (commercial grade) [DATA_NEEDED: commercial/industrial/military grade]
Programmable Pins / I/O 20 pins (JEDEC-standard 0.300" ceramic DIP) —
Programming Interface Altera ByteBlaster / parallel-port JTAG-style ISP —
Interconnect Programmable Interconnect Array (PIA) with deterministic timing —
Status RoHS [DATA_NEEDED: RoHS compliance - CDIP package typically pre-RoHS] Compliant (per IC-Components listing)
Tipe Mounting Through-Hole (DIP) Through-Hole
Level MSL Not applicable (through-hole hermetic ceramic) —
Product Family — MAX 5000
Device Type — CPLD (Complex Programmable Logic Device)
Programmable Technology — UV-Erasable / OTP EPROM
Usable Gates — 600
Maximum Frequency (fCNT) — 71.4 MHz
Pin-to-Pin Delay (tPD) — 20 ns
Logic Blocks — 4 Logic Array Blocks (LABs)
I/O Pins — [DATA_NEEDED: I/O pin count for DIP-20 variant]
Lead Free — [DATA_NEEDED: confirmed lead-free]
Manufacturer — Altera (now Intel Programmable Solutions Group)
Programming Method — Altera MAX+PLUS II / Quartus (legacy support)

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon