EPM5192JC-1N vs EPM5192JC Perbandingan
Perbandingan bersamaan detil EPM5192JC-1N dari Altera dan EPM5192JC dari Intel. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.
Perbandingan Spesifikasi
| Parameter Umum | EPM5192JC-1N | EPM5192JC |
|---|---|---|
| Merek | Altera | Intel |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Obsolete |
| Family | MAX 5000 | — |
| Device Type | CPLD - Complex Programmable Logic Device | — |
| Macrocells | 192 | 192 |
| Logic Array Blocks (LABs) | 12 | 12 |
| Usable Gates | 3750 | — |
| User I/O Pins | 64 | — |
| Dedicated Inputs | 7 | — |
| External Clock Inputs (GCLK) | 1 | — |
| Propagation Delay (tPD) | 40 ns | — |
| Maximum Clock Frequency (fMAX) | 62.5 MHz | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | — |
| Technology | CMOS EPROM (UV-erasable) | — |
| Paket | 84-pin Ceramic Quad Flat Pack (CQFP) | 68-pin PLCC (JC) windowed ceramic |
| JEDEC Package Code | S-CQCC-J84 | — |
| Suhu Kerja | [DATA_NEEDED: industrial/commercial temperature range] | [DATA_NEEDED: commercial / industrial / military grade] |
| Programming Interface | JTAG / Altera ByteBlaster | — |
| Product Type | — | CPLD (Complex Programmable Logic Device) |
| Series | — | EPM5192 (Classic / MAX-class) |
| Interconnect Architecture | — | Programmable Interconnect Array (PIA) |
| Process Technology | — | CMOS EPROM (UV-erasable) |
| Tipe Mounting | — | Surface Mount |
| Programming Method | — | UV-erase + EPROM programmer |
| Non-Volatile Configuration | — | Yes (EPROM cell array) |
| Logic Family | — | Classic CPLD (EPM5xxx series) |
| Tegangan Pemuat | — | [DATA_NEEDED: VCC nominal] |
| Propagation Delay | — | [DATA_NEEDED: tpd spec by speed grade] |
| Status RoHS | — | [DATA_NEEDED: original Altera marking not RoHS] |