EPM9320RI208-20N vs EPM9320RC208-15 Perbandingan

Perbandingan bersamaan detil EPM9320RI208-20N dari Altera dan EPM9320RC208-15 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EPM9320RI208-20N EPM9320RC208-15
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup NRND Obsolete
Device Family MAX 9000 (EPM9320) MAX 9000
Logic Type EEPROM-based Complex Programmable Logic Device (CPLD) —
Macrocells 320 —
Flip-Flops 484 —
Propagation Delay (tPD) 20 ns —
Supply Voltage (VCC) 5.0 V —
I/O Voltage Tolerance 3.3 V or 5 V configurable —
Paket 208-pin PQFP (Plastic Quad Flat Pack) 208-pin RQFP (Power QFP)
Package Lead Pitch 0.500 mm —
Number of Terminals 208 —
Rentang Suhu Kerja -40C to +85C (Industrial) —
In-System Programmability Yes, 5.0 V ISP via JTAG Yes (ISP via JTAG)
JTAG Interface IEEE Std. 1149.1 compliant IEEE Std. 1149.1
Configuration Memory EEPROM (non-volatile) —
Dedicated Input Pins 4 (low-skew global distribution) —
Minimum DC Input on I/O Pins -0.5 V —
Minimum DC Input on Dedicated Inputs -0.3 V —
Input Undershoot/ Overshoot -2.0 V / 7.0 V for <20 ns (no-load) —
Tipe Mounting Surface Mount Surface Mount
Status RoHS [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
Macro Cells — 320
Usable Gates — 6,000
Pin-to-Pin Propagation Delay — 15 ns (speed grade -15)
Frekuensi Bawah Maximum — 117.6 MHz
Tegangan Pemuat — 5.0 V
Configuration Technology — EEPROM-based (non-volatile)
Package Type — 208-BFQFP Exposed Pad
Suhu Kerja — [DATA_NEEDED: operating temperature range]
Number of I/O Pins — [DATA_NEEDED: user I/O count]
Logic Array Blocks — [DATA_NEEDED: LAB count]
Status Lingkungan Hidup — Obsolete (PDN0706, 2007)

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon