EPM5192GC-1 vs EPM5192AGC 比較

詳細な並列比較: EPM5192GC-1 メーカー: Altera および EPM5192AGC メーカー: Altera。主要仕様、電気的特性、パッケージ、ライフサイクルステータス、価格、在庫状況を比較して、設計要件に最適な部品を判断してください。

仕様比較

パラメータ EPM5192GC-1 EPM5192AGC
ブランド Altera Altera
カテゴリ FPGA & CPLD FPGA & CPLD
ライフサイクル状態 Obsolete Obsolete
在庫状況 In Stock In Stock
単価(USD) $17.85 $56.00
Family MAX 5000 (Classic) MAX 5000 (High-Speed, High-Density MAX 5000 Devices)
Logic Type CPLD (Complex Programmable Logic Device) —
Macrocells 192 192
Usable Gates 3,750 —
Logic Array Blocks (LABs) 12 —
Dedicated Inputs 7 —
User I/O Pins 64 —
Maximum Propagation Delay (tPD) 40 ns —
Maximum Frequency (fMAX) 62.5 MHz —
Supply Voltage (VCC) 4.75 V to 5.25 V —
Process Technology CMOS, UV-erasable / OTP CMOS
パッケージ 100-pin Ceramic PGA (GC) 84-pin Ceramic PGA (Pin Grid Array, windowed or windowless)
実装タイプ Through-Hole (PGA) Through-hole (Pin Grid Array)
Configuration Method UV-Erase / One-Time Programmable —
Interconnect Peripheral Interconnect Array (PIA) —
動作温度 [DATA_NEEDED: operating temperature grade] [DATA_NEEDED: operating temperature range]
RoHS ステータス [DATA_NEEDED: RoHS status] Non-compliant (ceramic PGA contains lead; legacy military/industrial grade)
Device Type — UV-Erasable / OTP Complex PLD (EPLD)
Logic Density — High-density (per MAX 5000 family definition)
Architecture — CMOS, sum-of-products with macrocell output logic
Speed Grade Suffix — C (commercial grade; specific pin-to-pin delay varies by base number -15/-20)
Programmability — UV-erasable (windowed package) / One-Time-Programmable (windowless variant)
Security Bit — Programmable security bit (per MAX 5000 family)
電源電圧 — [DATA_NEEDED: VCC nominal and tolerance]
Lifecycle — Obsolete (legacy Altera MAX 5000 family; maintained for long-lifecycle programs)
Programming Support — MAX+PLUS II legacy toolchain / Altera-compatible third-party programmers

データシート&リソース

すべての製品を閲覧 BOMを作成 見積もり依頼