EPM5192GC-1 vs EPM5192AGC 对比

详细并排对比 EPM5192GC-1 出自 Altera 和 EPM5192AGC 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM5192GC-1 EPM5192AGC
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $17.85 $56.00
Family MAX 5000 (Classic) MAX 5000 (High-Speed, High-Density MAX 5000 Devices)
Logic Type CPLD (Complex Programmable Logic Device) —
Macrocells 192 192
Usable Gates 3,750 —
Logic Array Blocks (LABs) 12 —
Dedicated Inputs 7 —
User I/O Pins 64 —
Maximum Propagation Delay (tPD) 40 ns —
Maximum Frequency (fMAX) 62.5 MHz —
Supply Voltage (VCC) 4.75 V to 5.25 V —
Process Technology CMOS, UV-erasable / OTP CMOS
封装 100-pin Ceramic PGA (GC) 84-pin Ceramic PGA (Pin Grid Array, windowed or windowless)
安装类型 Through-Hole (PGA) Through-hole (Pin Grid Array)
Configuration Method UV-Erase / One-Time Programmable —
Interconnect Peripheral Interconnect Array (PIA) —
工作温度 [DATA_NEEDED: operating temperature grade] [DATA_NEEDED: operating temperature range]
RoHS 状态 [DATA_NEEDED: RoHS status] Non-compliant (ceramic PGA contains lead; legacy military/industrial grade)
Device Type — UV-Erasable / OTP Complex PLD (EPLD)
Logic Density — High-density (per MAX 5000 family definition)
Architecture — CMOS, sum-of-products with macrocell output logic
Speed Grade Suffix — C (commercial grade; specific pin-to-pin delay varies by base number -15/-20)
Programmability — UV-erasable (windowed package) / One-Time-Programmable (windowless variant)
Security Bit — Programmable security bit (per MAX 5000 family)
电源电压 — [DATA_NEEDED: VCC nominal and tolerance]
Lifecycle — Obsolete (legacy Altera MAX 5000 family; maintained for long-lifecycle programs)
Programming Support — MAX+PLUS II legacy toolchain / Altera-compatible third-party programmers

数据手册与资源

浏览全部产品 创建 BOM 获取报价