집적 회로

하위 카테고리

📁 ADC/DAC 2520 제품 📁 증폭기 IC 800 제품 📁 오디오 코덱 16 제품 📁 오디오 IC 2 제품 📁 클록 및 타이밍 314 제품 📁 DSP 963 제품 📁 데이터 수집 IC 2 제품 📁 디지털 포텐셔미터 4 제품 📁 디스플레이 드라이버 및 컨트롤러 1 제품 📁 FPGA & CPLD 6666 제품 📁 인터페이스 IC 1603 제품 📁 LED 드라이버 1 제품 📁 로직 IC 305 제품 📁 메모리 IC 875 제품 📁 마이크로컨트롤러 18756 제품 📁 마이크로프로세서 4 제품 📁 모터 드라이버 1 제품 📁 기타 1 제품 📁 Sensor and Detector Interfaces 1 제품 📁 특수 IC 15 제품 📁 비디오 IC 13 제품

제품 (32865)

AMC1336DWVR - ±1V Reinforced Isolated Delta-Sigma Modulator | TI
AMC1336DWVR

AMC1336DWVR - ±1V Reinforced Isolated Delta-Sigma Modulator | TI

The Texas Instruments AMC1336DWVR is a precision, reinforced-isolated delta-sigma (ΔΣ) modulator with a ±1-V differential input range and a capacitive double isolation barrier rated up to 8000 VPEAK, housed in an 8-pin wide-body SOIC (DWV) package. An isolated delta-sigma modulator is a type of analog-to-digital converter front end that oversamples an input signal and transmits a high-rate bitstream across a galvanic isolation barrier. Within the data-conversion hierarchy (isolated modulator -> ADC front end -> data acquisition IC -> signal chain), these devices allow voltage or shunt measurements to be made at high common-mode potentials while the digital controller remains on the safe side of the barrier. The AMC1336 belongs to TI's family of reinforced isolated amplifiers and modulators used across industrial, motor-drive, and energy infrastructure. Key features include the ±1-V input range optimized for direct resistor-divider voltage sensing, a capacitive isolation barrier highly resistant to magnetic interference, and certification for reinforced isolation up to 8000 VPEAK per DIN VDE V 0884-11 and UL1577. The 16-bit resolution at 82 kSPS output data rate suits feedback loops in power conversion. Technically, the device uses a second-order ΔΣ modulator on the high-voltage side and transmits the bitstream across the capacitive barrier, which rejects magnetic fields better than transformer-based isolation - important in inverter and motor-drive environments with high dV/dt and dI/dt. Typical applications include DC bus voltage sensing in solar inverters and motor drives, grid-tied energy-storage monitoring, and isolated voltage feedback in AC/DC power supplies. A key design consideration: the modulator bitstream must be decimated by an external digital sinc filter or on-chip filter of an MCU such as the SDFM peripheral - budget processing or peripheral resources accordingly. This page synthesizes distributor pricing context, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

견적 요청 문의하기
AMC3330DWER - ±1V Reinforced Isolated Amplifier | Texas Instruments
AMC3330DWER

AMC3330DWER - ±1V Reinforced Isolated Amplifier | Texas Instruments

The Texas Instruments AMC3330DWER is a precision, ±1-V input, reinforced isolated amplifier with an integrated isolated DC/DC converter, packaged in a 16-pin SOIC (DWE) wide-body package with 5 kV RMS reinforced isolation per IEC 60747-17. The device combines a differential input front-end optimized for high-impedance voltage sensing with a 2nd-order sigma-delta modulator followed by a digital isolation barrier and a single-ended analog output, providing a fixed differential gain of 2.0. An isolated amplifier (also called an isolation amp or iso-amp) is a specialized analog IC that uses an internal galvanic isolation barrier - typically based on capacitive or transformer coupling - to transmit an analog signal across a high-voltage domain while rejecting common-mode transients. Within the broader power-management signal-chain hierarchy, isolated amplifiers sit between the high-voltage sensing node (shunt resistor, resistor divider, or transducer) and the low-voltage controller (MCU, ADC, DSP), making them a subcategory of special-purpose amplifiers that bridges signal conditioning and functional safety. The AMC3330 belongs to TI's AMC33xx family of reinforced isolated amplifiers and is targeted at high-voltage system monitoring. Key features include ±1 V differential input range with 1.2 MΩ input impedance optimized for direct connection to high-impedance resistor dividers, ±0.2% maximum gain error, ±45 ppm/°C maximum gain drift, 86 dB minimum DC common-mode rejection ratio (CMRR), and a low-side single 3.3 V or 5 V supply thanks to the on-chip isolated DC/DC converter. A diagnostic output and fault-detection pin simplify system-level design, while the wide-body SOIC-16 (DWE) package provides >8 mm creepage/clearance for reinforced insulation. Architecturally, the AMC3330 integrates a 2nd-order sigma-delta modulator clocked internally, a digital isolation channel based on TI's capacitive SiO2 barrier technology, and an integrated flyback-style DC/DC converter that powers the high-side input circuitry from the low-side 3.3 V/5 V supply. The output is a differential analog voltage proportional to the differential input times the fixed gain of 2.0, with bandwidth and noise performance optimized for voltage (rather than current) sensing. Typical applications include high-voltage bus voltage monitoring in solar inverters, EV traction-inverter DC-link sensing, industrial motor-drive DC-bus measurement, UPS and battery-management system (BMS) voltage monitoring, and any precision non-ground-referenced voltage measurement where reinforced isolation is mandated by safety standards. The high input impedance eliminates the need for a high-side buffer op-amp, simplifying BOM. When designing with this device, place the sense resistor divider close to the INP/INN pins and keep the layout of both connections symmetrical to preserve CMRR. Decoupling capacitors must be placed as close as possible to the supply pins, and the low-side ground reference must be solid to avoid ground-loop noise coupling into the analog output. Because the device operates from a single low-side supply, no isolated bias supply is needed - this is a major BOM-saving advantage over discrete isolated-amplifier designs. This page synthesizes distributor pricing, drop-in same-brand and cross-brand pin-compatible alternatives, application guidance, and practical design notes not found in the manufacturer datasheet alone.

견적 요청 문의하기
APA150-TQ100I - 150K Gates ProASICPLUS FPGA, 100-TQFP | Microchip
APA150-TQ100I

APA150-TQ100I - 150K Gates ProASICPLUS FPGA, 100-TQFP | Microchip

The Microchip APA150-TQ100I is a 150,000-system-gate ProASICPLUS family Field Programmable Gate Array (FPGA) housed in a 100-pin TQFP (TQ100) surface-mount package and qualified for the industrial -40C to +85C temperature range. It integrates 36,864 bits of two-port SRAM, 6,144 logic cells, and 66 user I/Os, supporting up to 350 MHz internal system performance and 180 MHz external performance on a 2.5V core supply. A Field Programmable Gate Array (FPGA) is a reprogrammable semiconductor device built from an array of configurable logic blocks (CLBs), programmable routing, and dedicated memory and I/O resources, sitting in the broader taxonomy of programmable logic devices (PLD) -> logic ICs -> integrated circuits. The ProASICPLUS family is notable because it is nonvolatile and live-at-power-up, combining the instant-on behavior of ASICs with the flexibility of SRAM-based FPGAs, eliminating the need for external boot PROMs and avoiding the configuration-time power-up glitches common to SRAM FPGAs. Key features of the APA150-TQ100I include 150K system gates, 36 kbits of embedded two-port SRAM, an integrated PCI core that supports 32-bit, 33/66 MHz PCI operation, Schmitt-trigger input option for noisy industrial environments, and IEEE 1149.1 boundary-scan (JTAG) for board-level test access. The 0.22-micron CMOS process delivers low static power relative to SRAM-based equivalents and high noise immunity. The device is fabricated on a 0.22 um CMOS process and uses flash-based switch technology, which is nonvolatile and reprogrammable. This architecture supports live-at-power-up single-chip operation, removes the external configuration memory, and provides inherent design security through the on-chip flash cells. Performance is bounded by the 350 MHz internal / 180 MHz external system frequency figures and by 3.3V, 32-bit PCI support up to 50 MHz. Typical applications include industrial control and factory automation, telecom interface cards, low-volume ASIC replacement, secure firmware IP cores, and embedded glue logic around microcontrollers. The 2.5V core, 3.3V I/O PCI support and industrial temperature grade also make it suitable for legacy industrial bus bridges. When designing with this FPGA, plan power sequencing so that the 2.5V core rail comes up cleanly before the 3.3V I/O rail drives signal lines, and use Microchip's Libero IDE or Designer toolchain for place-and-route. Decoupling should follow the 0.1 uF-per-power-pin guideline plus bulk caps per supply domain. This page synthesizes distributor pricing, drop-in ProASIC alternatives, and practical design notes not found in the manufacturer datasheet.

견적 요청 문의하기
APA300-FG256 - ProASICPLUS 300K Gates FPGA, 256-LBGA | Microchip
APA300-FG256

APA300-FG256 - ProASICPLUS 300K Gates FPGA, 256-LBGA | Microchip

The Microchip APA300-FG256 is a member of the ProASICPLUS family of non-volatile, reprogrammable Flash-based FPGAs offering 300,000 system gates in a 256-ball Fine-pitch BGA (FG256) package. It integrates 73,728 bits of two-port SRAM, supports up to 186 user I/Os, and operates on a 2.5 V core supply with 3.3 V PCI-compliant I/O tolerance, targeting cost-sensitive designs that require ASIC-like security and live-at-power-up behavior. A ProASICPLUS device is a Flash-based field programmable gate array that combines the convenience of SRAM-based FPGAs with the non-volatility of one-time-programmable devices. It sits in the broader programmable-logic hierarchy between low-density CPLDs and high-density SRAM FPGAs; the Flash configuration cell removes the need for external boot PROMs while still allowing unlimited in-system reprogramming through JTAG. Key features of the APA300 include up to 350 MHz internal system performance and 150 MHz external performance, 32-bit/33 MHz PCI compliance, built-in Schmitt trigger and slew-rate options on every I/O, dedicated SRAM blocks with two-port access, and Live at Power-Up operation that guarantees defined logic state on every power rail transition without external configuration logic. The FlashFreeze mode further reduces standby current while retaining SRAM and register state. Architecturally, the device uses a fine-grained sea-of-tiles structure with a four-input lookup table per logic tile and dedicated routing tracks, paired with dedicated two-port SRAM blocks placed along the tile rows. The Flash configuration is in-system programmable through IEEE 1149.1 JTAG, eliminating external boot memory and supporting field upgrades without hardware rework. Typical applications include glue-logic replacement on industrial controllers, low-volume ASIC replacement for telecom line cards, secure cryptographic key storage in payment and access systems, avionics and military prototypes requiring live-at-power-up determinism, and PCI target devices on embedded computing platforms. The 256-ball LBGA footprint and I/O count make it suitable for medium-complexity bus-bridging designs. When designing with this part, allocate at least one decoupling capacitor per VCC/IO power pin pair and follow Microsemi/Microchip recommended JTAG chain ordering if multiple ProASICPLUS devices share the boundary-scan bus. Designers migrating from the legacy APA300-FG144 should verify BGA ball-mapping compatibility because the 256-ball package adds power and ground pins that are absent on the smaller FG144 footprint. This page synthesizes distributor pricing, same-family alternatives, and practical layout notes not consolidated in the manufacturer datasheet, complementing the official documentation with sourcing and design guidance.

견적 요청 문의하기
AQR107-B0-EG-Y - 10G/5G/2.5G/1G/100M Multi-Gig Ethernet PHY | Marvell
AQR107-B0-EG-Y

AQR107-B0-EG-Y - 10G/5G/2.5G/1G/100M Multi-Gig Ethernet PHY | Marvell

The Marvell AQR107-B0-EG-Y is a single-port, multi-gigabit Ethernet PHY transceiver supporting 10G, 5G, 2.5G, 1G, and 100M operation over IEEE 802.3 compliant interfaces, housed in a compact 7 mm x 11 mm flip-chip BGA (FCBGA) package. It delivers full backward compatibility with legacy NBASE-T and 1000BASE-T/100BASE-TX networks while enabling 10G speeds over Cat6a cabling, making it the Gen2 member of Marvell's AQrate PHY family. An Ethernet PHY (Physical Layer transceiver) is the lowest layer of the OSI networking stack; it converts digital MAC-domain data into analog line signals and recovers the clock and data on the receive side. Multi-gigabit PHYs extend the NBASE-T and IEEE 802.3bz standards to bridge the gap between 1G and 10G Ethernet, allowing enterprises to upgrade switch-to-server links without replacing existing Cat5e/Cat6 cabling. The AQR107 sits in the signal chain between the host MAC (typically a switch SoC, server NIC, or FPGA) and the magnetics/RJ45 connector. Key features include integrated baseband DSP for all supported rates, Energy Efficient Ethernet (EEE) per IEEE 802.3az, MACsec line-rate encryption capability, and a USXGMII/XFI/SGMII/RGMII host interface. The FCBGA-104 (7x11) package operates across an industrial -40C to +108C temperature range with a small footprint suitable for dense switch and adapter designs. The AQR107/AQR108/AQR109 family is pin-compatible, allowing one PCB layout to support different port counts and rate combinations. Architecturally, the device uses a DSP-based echo-cancelled full-duplex receiver, a 4-level PAM (PAM-4) modulation for 2.5G/5G, and NRZ with DFE for 10GBASE-T, with on-chip termination resistors to minimize external BOM. The B0-EG-Y suffix denotes the lead-free, extended-temperature Gen2 die revision compatible with NBASE-T and Energy Efficient Ethernet. The MACsec engine provides line-rate AES-128/256 encryption without throughput penalty for secured enterprise and data-center links. Typical applications include enterprise 10G switch downlinks, server and storage NIC adapters, Wi-Fi 6/6E/7 access point uplinks, NBASE-T aggregation switches, and industrial Ethernet backbones. Pair it with a Marvell Prestera switch SoC or a third-party 10G-capable MAC for a complete multi-gig link. When designing with the AQR107, follow Marvell reference design guidelines for magnetics selection, RJ45 footprint, and PCB stack-up; the FCBGA requires microvia construction and controlled-impedance routing. Use Marvell's AQrate configuration tools to program rate-clamp, EEE, and MACsec policy at firmware load. This page synthesizes distributor pricing, drop-in AQR10x alternatives, MACsec/PHY design notes, and AI-citation-ready FAQ passages not available on individual distributor listings.

견적 요청 문의하기
AR8031-AL1B-R - 10/100/1000 Ethernet PHY RGMII/SGMII | Qualcomm
AR8031-AL1B-R

AR8031-AL1B-R - 10/100/1000 Ethernet PHY RGMII/SGMII | Qualcomm

The Qualcomm AR8031-AL1B-R is a single-port 10/100/1000 Mbps Ethernet Physical Layer transceiver (PHY) that integrates an RGMII and SGMII MAC interface, integrated switching voltage regulator, and built-in terminations, housed in a 48-pin QFN (6x6 mm) package with exposed pad. It operates from a single 3.3V supply (with internal LDO) and supports IEEE 802.3 10BASE-T/100BASE-TX/1000BASE-T over standard CAT-5 twisted pair. What is an Ethernet PHY? An Ethernet Physical Layer transceiver (PHY) is the analog front-end device that connects a digital Media Access Controller (MAC) to the copper or fiber Ethernet medium. Within the OSI model, the PHY sits at Layer 1 and handles line coding, link training, echo/NEXT cancellation, adaptive equalization, clock/data recovery, and auto-negotiation. The PHY is a category under Ethernet transceivers -> interface ICs -> integrated circuits, and serves as the physical gateway between a processor's MAC and the RJ-45 magnetics. The AR8031-AL1B-R key features include 1 Gbps throughput, RGMII v2.0 and 1000BASE-X/SGMII MAC-side interfaces, 25 mV receiver hysteresis, automatic direction control (auto-MDI/MDIX), EEE 802.3az support, and hardware-accelerated 1588v2 / 802.1AS timestamping. It combines an echo canceller, NEXT canceller, feed-forward equalizer, joint Viterbi decoder, feedback equalizer, and timing-recovery DSP to enhance signal performance in noisy backplane and cable environments. The device integrates a 1.2V core LDO, 1.0V VDDIO LDO, and supports 3.15V to 3.45V analog supply. The exposed thermal pad QFN-48 package provides low thermal resistance (typical 28 C/W with a 4-layer JEDEC JESD51 PCB), and 4 kV HBM ESD protection on the MDI pins protects against handling and cable-discharge transients. Typical applications include industrial Ethernet switches, routers and gateways, automotive infotainment Ethernet PHYs (with NXP i.MX SoCs), 5G small-cell baseband backhaul, IP cameras / surveillance NVR, and printer/MFP embedded networking where a small footprint, low BOM, and integrated magnetics-termination are required. Design consideration: The AR8031-AL1B-R is announced as NRND/EOL by Qualcomm for new designs. For new designs, choose the pin-compatible AR8033 or AR8035 (which share the QFN-48 footprint but add 100BASE-T1 automotive PHY modes), or migrate to TI DP83867/DP83869 industrial Gigabit PHYs with software-compatible SMI/MII registers. Existing designs should plan for last-time-buy windows. This page synthesizes distributor pricing, drop-in alternative pin-for-pin cross references, and AR8031 design notes not found in the bare datasheet, including migration paths for EOL NRND devices.

견적 요청 문의하기
AR8035-AL1B - Gigabit Ethernet PHY 40-QFN | Qualcomm
AR8035-AL1B

AR8035-AL1B - Gigabit Ethernet PHY 40-QFN | Qualcomm

The Qualcomm AR8035-AL1B is a single-port 10/100/1000 Mbps tri-speed Gigabit Ethernet PHY integrated circuit, supplied in a 40-pin QFN with exposed pad (5x5 mm) package. According to the manufacturer datasheet, the device operates from a single 3.3 V supply, supports full-duplex and half-duplex modes, and integrates the physical-layer functions for 10 Mbps, 100 Mbps, and 1000 Mbps Ethernet as defined by IEEE 802.3. The part is qualified for commercial operating temperatures from -40 °C to +85 °C. A Gigabit Ethernet PHY (physical-layer transceiver) is a mixed-signal IC that sits between a MAC (media access controller) and the magnetic RJ45 transformer, handling line encoding/decoding, clock/data recovery, echo cancellation, and link training. The PHY belongs to the Ethernet transceiver family within the wired networking IC hierarchy, which itself sits inside the Interface IC category in power and signal management taxonomies. By integrating the analog front-end, PLL, and digital state machine in one die, the PHY replaces dozens of discrete components that earlier designs required. Key features include integrated 1000BASE-T PCS and PMA blocks, RGMII/GMII/MII MAC-side interfaces, IEEE 802.3az Energy-Efficient Ethernet (EEE) support, on-chip termination resistors, and built-in cable length estimation. The 40-QFN package provides a thermal pad for direct PCB heatsinking while keeping the footprint compact for space-constrained designs such as routers, switches, and embedded modules. The AR8035-AL1B is part of Qualcomm's (originally Atheros') AR803x Arctic family, designed for low-power Gigabit copper connectivity in cost-sensitive applications. Its 1.0 V core derived from an internal LDO minimizes external components and improves efficiency versus PHYs that expect multiple analog rails. The device also supports Synchronous Ethernet (SyncE) and Wake-on-LAN link-state signaling for managed-network and IPTV deployments. Typical applications include home gateways, Wi-Fi access points, IP set-top boxes, network switches, industrial Ethernet modules, and any embedded platform with RGMII/SGMII-capable MAC. It is commonly paired with Qualcomm IPQ series SoCs, NXP Layerscape processors, or general-purpose MPU+MAC combos for wired backhaul or LAN ports. When designing with this PHY, observe proper 100-ohm differential impedance on the MDI traces, route the analog supply separately from digital rails, and stitch a ground fence around the magnetic-transformer region to suppress common-mode emissions. This page synthesizes distributor pricing, drop-in cross-brand Gigabit-PHY alternatives, and PCB design notes not found in any single manufacturer datasheet, giving engineers a consolidated reference for sourcing and layout.

견적 요청 문의하기
AS1520-T - 10-Bit 8-Ch 400ksps SAR ADC | ams OSRAM | 20-TSSOP
AS1520-T

AS1520-T - 10-Bit 8-Ch 400ksps SAR ADC | ams OSRAM | 20-TSSOP

The ams OSRAM AS1520-T is a low-power, 10-bit, 8-channel successive-approximation (SAR) analog-to-digital converter (ADC) in a 20-pin TSSOP package, sampling up to 400 ksps. It operates from a single 2.7 V to 5.25 V supply, integrates an 8-input analog multiplexer, and uses a successive-approximation core with built-in sample-and-hold. The TSSOP-20 footprint measures 4.40 mm wide, suiting space-constrained multi-sensor front ends. A SAR ADC is a successive-approximation-register analog-to-digital converter that converts an analog input into a 10-bit (or higher) digital code using a binary-search technique against a precision reference. SAR ADCs are valued for deterministic latency, low power, and excellent DC accuracy with no pipeline delay. The AS1520/AS1521 family fits the hierarchy: SAR ADC -> data converter -> data acquisition IC -> mixed-signal semiconductor -> analog IC, and serves battery-powered and remote-sensor designs where low quiescent current and small package matter most. Key features include 400 ksps throughput (AS1520, 8 channels) versus 300 ksps for the 4-channel AS1521, single 2.7 V to 5.25 V supply, integrated 8-channel analog input mux, and shutdown mode that drops supply current to a few microamps. Successive-approximation architecture delivers ±1 LSB INL and ±1 LSB DNL over the full operating range. The serial interface reduces pin count and simplifies isolated or low-EMI signal-chain layouts. Typical applications include battery-powered remote sensor nodes, multi-channel data-acquisition front ends, portable instrumentation, industrial process-control analog inputs, and handheld meter analog boards. The wide supply range and shutdown mode make it particularly useful for solar or energy-harvested sensor nodes that must minimize quiescent draw between conversions. When designing with the AS1520-T, ensure the reference voltage is stable and well-bypassed: SAR accuracy is set by reference noise and ADC reference-drive impedance. Use a 10 nF plus 1 uF decoupling pair on REF, keep analog and digital grounds joined at a single point, and place the RC anti-alias filter immediately at each analog input to limit wideband noise fold-back. This page synthesizes distributor pricing, parametric same-package alternatives drawn from the Site MPN list, and practical design notes - information engineers cannot find by reading the manufacturer datasheet alone.

견적 요청 문의하기
AS1521-T - 10-Bit 300ksps 8-Ch SAR ADC | ams OSRAM
AS1521-T

AS1521-T - 10-Bit 300ksps 8-Ch SAR ADC | ams OSRAM

The ams OSRAM (formerly austriamicrosystems) AS1521-T is a 10-bit, 8-channel (or 4-channel differential), 300 ksps successive-approximation analog-to-digital converter (ADC) housed in a 20-pin TSSOP package. It operates from a single 2.7V to 5.25V supply, supports SPI/QSPI/MICROWIRE-compatible serial interface, and consumes only 3.6 mW at full speed, making it ideal for battery-powered data acquisition. An SAR ADC is a type of analog-to-digital converter that uses a binary-search algorithm through an internal capacitive DAC and a single high-speed comparator to resolve an input voltage to within one least-significant bit. The SAR topology is prized for its deterministic latency - one conversion per acquisition cycle, no pipeline delay - and its excellent DC accuracy with no missing codes. As a member of the data-converter family, the AS1521 sits in the broader hierarchy of analog ICs -> ADC -> SAR ADC -> low-power multi-channel ADC, serving signal-chain applications where size, power, and AC linearity dominate. Key features include true-differential analog inputs with software-configurable unipolar/bipolar ranges (0V to VREF or ±VREF), an external reference pin (up to VDD), a serial clock up to 4 MHz that yields 300 ksps throughput, and a 2-wire shutdown mode that drops supply current to 1 µA. The 20-pin TSSOP package is 4.4 mm wide with 0.65 mm pitch, providing a small footprint while remaining hand-solderable for prototyping. The AS1521 uses a charge-redistribution DAC with an inherent sample-and-hold on each analog input, eliminating the need for external track-and-hold amplifiers. The architecture delivers ±0.5 LSB INL and ±0.5 LSB DNL across the full operating range, with 71 dB SINAD at 100 kHz input to maintain AC quality. Internal power-on reset and a low-noise internal reference buffer further simplify BOM. Typical applications include portable industrial sensor interfaces (4-20 mA loop digitizers, thermocouple inputs), battery-powered data loggers, handheld instruments, isolated multi-channel monitoring, optical module diagnostics, and remote IoT sensor nodes. The wide supply range also makes it well-suited for USB-powered or 3.3 V microcontroller-resident designs. When designing, place 0.1 µF ceramic bypass capacitors within 5 mm of the AVDD and DVDD pins and keep analog inputs routed away from switching clocks. Use a low-impedance external reference (REF5040 or equivalent) when absolute accuracy matters more than cost, since the internal reference is trimmed but not characterized for high-precision work. This page synthesizes distributor stock levels, drop-in pin-compatible alternatives across brands, and practical decoupling/layout notes not collected in any single manufacturer document.

견적 요청 문의하기
AS1522-T - 10-Bit 4-Ch SAR ADC, 16-TSSOP | ams OSRAM
AS1522-T

AS1522-T - 10-Bit 4-Ch SAR ADC, 16-TSSOP | ams OSRAM

The ams OSRAM AS1522-T is a 10-bit, low-power, single-supply successive-approximation-register (SAR) analog-to-digital converter with 2- or 4-channel input multiplexer, offered in a 16-pin TSSOP package. The device operates from a single 2.7 V to 5.25 V supply, delivers up to ~73 kSPS throughput, and provides an SPI/QSPI/MICROWIRE-compatible serial interface, making it well suited for battery-powered and space-constrained data acquisition. A SAR ADC is a type of analog-to-digital converter that uses a binary search algorithm with an internal capacitive charge-redistribution DAC to approximate the input voltage in N clock cycles for N bits of resolution. SAR ADCs are valued for low latency (one conversion latency), deterministic behavior, and excellent DC accuracy with no pipeline delay, distinguishing them from pipeline or delta-sigma architectures. AS1522 sits inside the broader data-acquisition IC category, which itself belongs to the signal-chain and power-management hierarchy typical of mixed-signal embedded designs. Key features include 10-bit resolution with no missing codes, a true-differential input stage with software-configurable unipolar/bipolar ranges, an internal 2.5 V reference (with external-reference override), a low 1.5 mA typical supply current, and an automatic power-down mode that drops consumption to under 1 µA between conversions. The 4-input mux allows direct connection to multiple sensors or signals without an external analog switch. Typical applications include portable instrumentation, battery monitoring systems, industrial process-control loops, factory automation sensor interfaces, and 4-20 mA loop-powered measurement. The combination of low quiescent current and small 16-TSSOP footprint makes AS1522 attractive for handheld meters, IoT edge nodes, and energy-harvesting systems where every microamp matters. When designing with the AS1522-T, place the supply decoupling capacitor (1 µF plus 0.1 µF ceramic) as close as possible to the VDD pin, and keep analog and digital grounds separated with a single-point connection underneath the IC. Use the shutdown pin between conversions to maximize battery life, and verify SPI timing against the timing diagram in the manufacturer datasheet to avoid read-out errors at maximum clock rate.

견적 요청 문의하기
AS1523-T - 10-Bit 4-Ch 300kSPS SAR ADC | ams OSRAM | 16-TSSOP
AS1523-T

AS1523-T - 10-Bit 4-Ch 300kSPS SAR ADC | ams OSRAM | 16-TSSOP

The ams OSRAM AS1523-T is a 10-bit, 4-channel, 300 ksamples/s successive-approximation-register (SAR) analog-to-digital converter housed in a 16-pin TSSOP outline. Per the manufacturer datasheet, the AS1522/AS1523 family targets low-power single-supply operation, with the AS1523 offering four analog input channels versus the two channels of the AS1522. The device achieves up to 300 ksps throughput while consuming low supply current, making it well-suited to battery-powered data acquisition front ends. An SAR ADC is a type of analog-to-digital converter that uses a binary search algorithm implemented in hardware through a capacitive charge-redistribution digital-to-analog converter and a comparator. SAR ADCs combine zero-latency single-shot conversions, deterministic latency, and excellent DC accuracy, occupying a middle ground between the high speed of flash ADCs and the high integration of delta-sigma ADCs. They sit inside the broader hierarchy of data-conversion ICs within the signal-conditioning and power-management chain of an embedded system. Key features of the AS1523 include 4 single-ended analog inputs with channel-sequential operation, a single 2.7 V to 5.25 V supply rail, an internal 2.5 V reference (with an external reference option), an SPI-/QSIS-/Microware-compatible serial interface, and a TSSOP-16 package that simplifies layout on space-constrained boards. The wide supply range lets the part bridge 3.3 V and 5 V system domains without level shifting. Architecturally, the AS1523 uses a charge-redistribution SAR core that performs one conversion per request and returns the result through a serial data stream synchronized to an external clock. This architecture delivers deterministic per-sample latency and avoids the pipeline delay of pipelined ADCs, which simplifies closed-loop control loops and event-triggered sampling. Typical applications include portable instrumentation, 4- to 8-channel data loggers, handheld multimeters, industrial process-control sensor interfaces, and battery monitoring subsystems. In these uses, the 10-bit resolution is adequate for transducer signal conditioning where sub-1-percent full-scale accuracy is acceptable. When designing with this device, place the 0.1 µF supply bypass capacitor as close as possible to the supply pin and keep analog and digital ground returns separated until they join at a single point near the ADC. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

견적 요청 문의하기
AS1524-BTDR - 12-Bit 150ksps SAR ADC | ams OSRAM | 8-TDFN
AS1524-BTDR

AS1524-BTDR - 12-Bit 150ksps SAR ADC | ams OSRAM | 8-TDFN

The ams OSRAM AS1524-BTDR is a 12-bit, 150 ksps successive-approximation-register (SAR) analog-to-digital converter with one pseudo/true-differential input (or two single-ended inputs), packaged in an 8-pin TDFN (3x3 mm) with an exposed thermal pad. It operates from a single +2.7 V to +5.25 V supply, draws low supply current, and provides an SPI-/MICROWIRE-/QSPI-compatible serial interface for microcontroller-friendly integration. The device is specified over the -40 C to +85 C industrial temperature range and ships in tape-and-reel packaging suitable for high-volume surface-mount assembly. An SAR ADC is a type of analog-to-digital converter that uses a binary-weighted capacitor array, a comparator, and a successive-approximation register to convert an input voltage into a digital code in N clock cycles for an N-bit result. SAR ADCs occupy the middle ground between flash converters (very fast, power-hungry, expensive) and sigma-delta converters (high resolution, lower speed). They are widely used in industrial, instrumentation, and battery-powered data-acquisition applications where a deterministic conversion latency, low power, and mid-resolution accuracy (10-16 bit) are required. Key features of the AS1524-BTDR include a maximum sampling rate of 150 ksps, true-differential analog inputs with ±VREF input range, an internal 2.5 V reference (with the option of an external reference), single +2.7 V to +5.25 V single-supply operation, low power consumption suitable for portable/battery-powered designs, an automatic power-down mode between conversions, and a high-speed SPI-compatible serial interface. The 8-TDFN package with an exposed pad provides low thermal resistance for reliable operation at extended temperature. The AS1524-BTDR uses a charge-redistribution SAR architecture with input track-and-hold, achieving 12-bit no-missing-codes performance. Its SPI-compatible serial interface supports mode 0/1 (CPOL/CPHA), allowing direct connection to most microcontrollers and DSPs without glue logic. The internal reference and external reference mode provide flexibility for ratio-metric or absolute measurements, while the automatic shutdown between conversions dramatically reduces average supply current at lower throughput rates. Typical applications include portable battery-powered data acquisition, industrial process control sensors (4-20 mA loop transmitters, thermocouples, RTDs), instrumentation and test equipment, patient monitoring and medical diagnostics, and remote sensor data loggers. The 150 ksps throughput is well-suited for multi-channel scanned systems where one ADC is shared via an analog multiplexer. When designing with this device, ensure the reference capacitor (CREF) and bypass capacitors are placed as close as possible to the IC pins to minimize noise and reference droop. The exposed thermal pad must be soldered to a sufficient copper pour to meet the published thermal resistance; do not leave the pad floating, as it serves both as the primary ground return and the thermal path. This page synthesizes distributor pricing, drop-in alternatives drawn from the XAIPART site MPN list, and practical design notes not found in the manufacturer datasheet alone.

견적 요청 문의하기
AS1525-BTDR - 12-Bit 150ksps SAR ADC | ams OSRAM
AS1525-BTDR

AS1525-BTDR - 12-Bit 150ksps SAR ADC | ams OSRAM

The ams OSRAM AS1525-BTDR is a low-power, 12-bit, 150 ksps successive-approximation analog-to-digital converter (SAR ADC) offered in an 8-pin TDFN (3x3 mm) exposed-pad package. It operates from a single +2.7 V to +5.25 V supply, supports both single-ended (2 channels) and pseudo/true-differential (1 channel) input configurations, and exposes a serial SPI/MICROWIRE/QSPI-compatible digital interface for direct connection to microcontrollers and DSPs. What is a SAR ADC? A successive-approximation-register analog-to-digital converter is a precision data-conversion architecture that performs a binary search against the analog input using an internal DAC and comparator, producing N-bit digital output in N clock cycles. SAR ADCs sit between sigma-delta (high resolution, slow) and pipeline/fast (high speed, lower ENOB) converters, and are widely used in data-acquisition systems, portable instrumentation, and sensor front-ends where a balance of speed, accuracy, and power efficiency is required. The AS1525 belongs to the broader category of mixed-signal data converter ICs within the signal-chain product hierarchy (data converters -> ADCs -> SAR ADCs -> precision low-power ADCs). Key features of the AS1525-BTDR include 150 ksps maximum sampling rate, low power consumption optimized for portable battery-powered applications, single-supply operation from +2.7 V to +5.25 V, integrated sample-and-hold, and a flexible serial data interface. The SAR architecture delivers excellent dynamic performance with no pipeline latency, making the part well-suited to multiplexed multi-channel sampling or single-shot precision measurements. The AS1525-BTDR uses a charge-redistribution DAC with an internal sample-and-hold, clocked by an external serial-interface clock. Power dissipation scales with sampling rate (typical SAR behavior), enabling sub-mW charging currents at reduced throughput. The 8-TDFN exposed pad provides a low thermal-resistance path and a clean ground reference, both of which are critical for preserving the converter's noise and linearity performance at full speed. Typical applications include portable battery-powered data-acquisition, industrial process-control sensors, medical instrumentation signal chains, multi-channel data loggers, and front-end digitizers for 4-20 mA loop sensors or thermocouple/bridge transducers. When designing with this part, place the 0.1 uF decoupling capacitor within 3 mm of the AVDD pin and connect the exposed pad to a clean analog ground plane to maintain SNR. Use a low-jitter serial clock and short traces to the digital interface to avoid coupling noise into the analog front-end. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

견적 요청 문의하기
AS1526-BSOU - 10-Bit 73ksps SAR ADC, Single Supply | ams OSRAM
AS1526-BSOU

AS1526-BSOU - 10-Bit 73ksps SAR ADC, Single Supply | ams OSRAM

The ams OSRAM AS1526-BSOU is a 10-bit, 73ksps successive-approximation-register (SAR) analog-to-digital converter (ADC) designed for single-supply applications in an 8-pin SOIC package. It integrates an internal 2.5V reference and supports a single +2.7V to +5.25V supply rail, with the SOIC-N (BSOU) package being the standard 3.90mm-wide narrow-body variant. The converter offers SPI/MICROWIRE/QSPI-compatible serial data interfaces and a low-power shutdown mode that drops supply current to 4µA maximum. What is an SAR ADC? A successive-approximation-register analog-to-digital converter is a precision data-acquisition block that converts a sampled analog input to a digital code using a binary-search algorithm against a precision reference. SAR ADCs occupy the middle of the converter hierarchy: they sit between flash ADCs (fastest, highest power) and delta-sigma ADCs (highest resolution, lowest speed), delivering 8-18 bits of resolution at 100ksps to 1Msps with low latency and very low power consumption - making them the default choice for sensor signal chains, instrumentation, and embedded data acquisition. Key features of the AS1526 include 73ksps throughput, true-differential analog input architecture (single-ended input on this variant), track-and-hold with 20MHz input bandwidth, low power dissipation of approximately 471mW active, and a 4µA shutdown mode. The internal 2.5V reference can be enabled or disabled via the SHDN pin: pulled high enables internal reference; floating disables it for an external reference connection. Supply current scales linearly with sample rate, supporting micropower applications where the converter idles between conversions. Typical applications include portable instrumentation, data loggers, battery monitoring systems, pen digitizers, isolated sensor front-ends, and 4-20mA loop-powered measurement. The wide supply range and integrated reference minimize external component count for cost-sensitive designs. When designing with this device, place the input bypass capacitor close to the supply pin and use a low-impedance source for the analog input. Verify reference decoupling if the internal 2.5V source is enabled. This page synthesizes distributor pricing, drop-in alternatives, and pin-level design notes not consolidated on the manufacturer datasheet.

견적 요청 문의하기
AS1527-BSOT - 10-Bit 73ksps SAR ADC, 8-SOIC | ams OSRAM
AS1527-BSOT

AS1527-BSOT - 10-Bit 73ksps SAR ADC, 8-SOIC | ams OSRAM

The ams OSRAM AS1527-BSOT is a 10-bit, 73 ksps successive-approximation analog-to-digital converter (SAR ADC) with one single-ended input channel, supplied in an 8-pin SOIC package. It is specified for low-power, single-supply operation with a serial SPI/MICROWIRE/QSPI-compatible data interface, making it a compact solution for cost-sensitive embedded data-acquisition front ends. What is a SAR ADC? A successive-approximation analog-to-digital converter is a precision data-conversion architecture that performs a binary search against the input voltage using an internal DAC and comparator. The result is a 10-bit code delivered in 10 conversion clock cycles. SAR ADCs sit inside the data-converter IC family, beneath the analog-to-digital converter (ADC) category, and above simpler integrating or flash converters. They are valued for low power consumption, deterministic latency, and excellent DC accuracy at sample rates up to a few Msps, which is why they dominate battery-powered sensor and instrumentation designs. Key features of the AS1527-BSOT include 10-bit resolution, 73 ksps maximum sampling rate, single-channel single-ended input, 8-SOIC surface-mount packaging, and a serial interface supporting SPI, MICROWIRE, and QSPI masters. According to the ams OSRAM datasheet, the AS1526/AS1527 family targets single-supply A/D applications with superior AC performance and low power consumption. The part is supplied on tape-and-reel packaging to support automated PCB assembly. Architecturally, the AS1527-BSOT integrates a sample-and-hold front end, a binary-weighted capacitive DAC, a comparator, and a successive-approximation register. Its low sample rate and serial output make it well suited for sensor multiplexing, where a microcontroller reads one or two channels at modest rates without burdening system buses. Compared to higher-speed pipelined ADCs, the SAR topology offers predictable latency and no pipeline delay, simplifying event-driven sampling. Typical applications include portable instrumentation, battery-powered sensor modules, industrial process-control signal chains, factory automation sensor read-out, and portable medical monitoring. Single-supply operation simplifies the analog front end for transducers such as thermistors, strain gauges, and bridge-type pressure sensors. When designing with this part, observe the manufacturer-recommended input-driver bandwidth and reference-decoupling network. Use a low-impedance reference bypassed with a 10 uF tantalum and 0.1 uF ceramic capacitor, and keep analog and digital grounds joined at a single star point to preserve the AS1527-BSOT's AC performance. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on the manufacturer datasheet alone, including comparison tables against pin-compatible ams OSRAM variants and same-package ADCs from competitor brands.

견적 요청 문의하기
AS1527-BSOU - 10-Bit 73ksps SAR ADC, External Ref, 8-SOIC | ams
AS1527-BSOU

AS1527-BSOU - 10-Bit 73ksps SAR ADC, External Ref, 8-SOIC | ams

The ams AS1527-BSOU is a 10-bit, 73 ksps, low-power, successive-approximation analog-to-digital converter (SAR ADC) with one single-ended input channel, designed specifically for single-supply, low-voltage applications and housed in an 8-pin SOIC (3.90 mm body width) tube-packaged package. The device is specified for 10-bit resolution, 73 ksamples/second throughput, and SPI/MICROWIRE/QSPI-compatible serial interface, accepting a 2.7 V to 3.6 V analog/digital supply and requiring an external voltage reference (0 V to VREF input range). An SAR ADC is a successive-approximation-register analog-to-digital converter. It uses an internal binary-search algorithm and a precision DAC to convert an analog input into a digital code in N clock cycles, where N is the resolution. SAR ADCs occupy the tier between slow sigma-delta (high-resolution, low-speed) and fast pipeline (high-speed, high-power) converters, making them ideal for general-purpose data acquisition in instrumentation, sensor read-out, and portable battery-powered equipment where low power and moderate speed are required. Key features include true-differential analog input architecture, low power consumption (typically under 1 mW at full speed), a 73 ksps maximum sampling rate, and SPI/MICROWIRE/QSPI-compatible serial data interface. The AS1527 differentiates from the AS1526 (its internal-2.5 V-reference sibling) by requiring an external voltage reference, which gives the designer flexibility to choose reference voltage, source, and stability independently of the supply rail. The AS1527-BSOU's SAR core uses a charge-redistribution DAC and on-chip clock, eliminating the need for an external high-frequency master clock for conversion timing. Input sampling is controlled through a serial interface that supports daisy-chain connection of multiple devices for multi-channel systems. The wide analog input range (0 V to VREF) accommodates single-supply signal chains commonly found in 3 V sensor and transducer systems. Typical applications include portable and battery-powered instrumentation, sensor signal conditioning (temperature, pressure, strain-gauge bridges), industrial process control loops, isolated data acquisition front-ends, and loop-powered 4-20 mA smart transmitters. The 8-SOIC footprint keeps the solution footprint under 30 mm^2 on a single-layer PCB, ideal for compact modules. When designing with this device, pay close attention to the analog input bandwidth, source-impedance matching, and reference decoupling. Place a 0.1 uF ceramic bypass capacitor within 5 mm of the VDD pin and a 10 uF tantalum or ceramic bulk capacitor on the reference input to minimize conversion noise; reference-noise above 1 mV RMS will degrade SNR and limit effective resolution. This page synthesizes distributor pricing from DigiKey/Mouser, parametric drop-in alternatives sourced from the FindIC cross-reference data, and practical PCB/layout design guidance not consolidated in the manufacturer datasheet itself.

견적 요청 문의하기
AS1528-BTDR - 10-Bit 150ksps Micro-Power SAR ADC | ams OSRAM
AS1528-BTDR

AS1528-BTDR - 10-Bit 150ksps Micro-Power SAR ADC | ams OSRAM

The ams OSRAM AS1528-BTDR is a 10-bit, micro-power, successive-approximation analog-to-digital converter (SAR ADC) that delivers up to 150 ksps sampling rate while consuming only a few hundred microamps from a single 2.7 V to 5.25 V supply. Packaged in a compact 8-pin TDFN (3x3 mm) with an exposed thermal pad, the device supports both single-ended and differential analog inputs and provides a standard SPI/MICROWIRE/QSPI-compatible serial interface for easy connection to microcontrollers and DSPs. Key specifications include 10-bit resolution with no missing codes, an integrated track-and-hold amplifier, and an external voltage reference input. The AS1528 family is optimized for low-power applications such as portable instrumentation, sensor signal acquisition, and battery monitoring. The 8-TDFN package with exposed pad provides a low thermal resistance path and an excellent PCB footprint for dense analog layouts. The device operates over a wide -40 °C to +85 °C industrial temperature range, making it suitable for factory automation, environmental sensors, and consumer medical electronics. An on-chip conversion clock eliminates the need for an external high-frequency oscillator, and the low current drain of typically less than 1 mA at full speed allows direct use in 3 V coin-cell powered designs where every microamp matters. A SAR (Successive Approximation Register) ADC is a type of analog-to-digital converter that uses a binary-search algorithm through an internal capacitive DAC to convert an analog input into a digital code. SAR ADCs offer an excellent balance of speed, resolution, and power consumption, and are widely used in multiplexed data-acquisition systems, precision sensor front-ends, and embedded control loops where deterministic latency and a small footprint are critical. Typical applications for the AS1528-BTDR include portable battery-powered instruments, industrial process-control loops, temperature and pressure sensor digitizers, and consumer handheld devices. Designers choose this part when they need a low-power, fully-specified SAR ADC with a standard SPI port in a small 3x3 mm TDFN, rather than a higher-power pipelined converter or a slower integrating ADC. For designs that need higher resolution, the pin-compatible 12-bit AS1529 in the same 8-TDFN footprint offers an upgrade path. Place a 0.1 µF decoupling capacitor close to the supply pin and keep the analog and digital grounds tied to a single star-point under the exposed pad for best noise performance.

견적 요청 문의하기
AS1528-BTDT - 10-Bit 150ksps Micro-Power SAR ADC | ams OSRAM
AS1528-BTDT

AS1528-BTDT - 10-Bit 150ksps Micro-Power SAR ADC | ams OSRAM

The ams OSRAM AS1528-BTDT is a 10-bit, 150 ksps, micro-power successive-approximation analog-to-digital converter (SAR ADC) housed in an 8-pin TDFN (3x3 mm) exposed-pad package. The device supports a single +2.7V to +5.25V supply, offers single-ended or true-differential input capability, and is specified for operation across the -40C to +85C industrial temperature range, making it suitable for compact, battery-aware signal acquisition designs. What is a SAR ADC? A successive-approximation-register analog-to-digital converter is a class of data-conversion IC that uses a binary-search algorithm and an internal capacitive DAC to digitize an analog input, one bit per clock cycle. SAR ADCs sit in the broader taxonomy of analog-to-digital converter -> data converter -> mixed-signal IC -> semiconductor. They are valued for low power, no-pipeline-latency sampling, and excellent DC accuracy at moderate speeds, which is why they dominate micro-power instrumentation, sensor front-ends, and portable instrumentation. Key features of the AS1528-BTDT include 150 ksps throughput, a SPI/QSPI/MICROWIRE-compatible serial interface, an internal 2.5V reference, single-ended or differential analog inputs, and a shutdown mode that reduces supply current to sub-microamp levels for battery-powered duty-cycled designs. The 8-TDFN with exposed pad provides a low thermal-resistance path that helps keep self-heating low at full sampling rate. Architecturally, the part combines a low-noise input sampler, a charge-redistribution SAR core, an on-chip reference, and a digital serial output block. The single +2.7V to +5.25V supply simplifies power-tree design in 3.3V and 5V systems and removes the need for a negative rail, while the differential input mode improves common-mode rejection in noisy industrial environments. Typical applications include portable instrumentation, 4-20 mA loop-powered sensor transmitters, battery monitoring, temperature/pressure transducer read-out, and handheld data loggers. The micro-power consumption profile also makes it well-suited for energy-harvesting front-ends where sleep-mode current is critical. When designing with this part, observe the input common-mode range of 0V to VDD (single-ended) and respect the maximum sampling rate derating versus VDD. Keep the analog input traces short and place a 0.1 uF bypass capacitor adjacent to the supply pin to preserve the part's SNR. This page synthesizes distributor pricing, drop-in alternative guidance, and practical design notes that are not collected in any single manufacturer datasheet or distributor listing, and is optimized for both human engineers and AI-search citation.

견적 요청 문의하기
AS1529-BTDR - 10-Bit 150ksps Micro-Power SAR ADC | ams OSRAM
AS1529-BTDR

AS1529-BTDR - 10-Bit 150ksps Micro-Power SAR ADC | ams OSRAM

The ams OSRAM AS1529-BTDR is a 10-bit, 150 ksps, micro-power successive-approximation analog-to-digital converter (SAR ADC) with 2 single-ended or differential input channels, housed in an 8-pin TDFN EP (3x3 mm) package. Operating from a single +2.7 V to +5.25 V supply, it delivers an integrated 2-channel input multiplexer, SPI/MICROWIRE/QSPI-compatible serial interface, and typical power dissipation under 1 mW at full speed, making it well-suited for portable battery-powered data-acquisition front-ends. A SAR ADC is a successive-approximation-register analog-to-digital converter that uses a binary search algorithm with a precision DAC and comparator to convert one sample per conversion clock cycle. SAR ADCs occupy the middle of the converter hierarchy between flash converters (fastest, highest power) and sigma-delta converters (highest resolution, slower). The AS1529 specifically belongs to the low-power SAR family of precision data converters, often grouped with general-purpose 8-to-12-bit SARs for industrial, instrumentation, and battery-powered sensor read-out applications. Key features include 10-bit resolution with no missing codes, a 150 ksps sampling rate per channel, an input span accepting 0 V to VDD (unipolar) or ±VDD (pseudo-differential bipolar) signals, a low power-down current between conversions, and an integrated 2-channel analog input multiplexer that simplifies dual-sensor sampling with one chip. The serial interface supports SPI, QSPI, and MICROWIRE-compatible hosts for direct connection to most modern microcontrollers without glue logic. The AS1529 uses a charge-redistribution DAC architecture based on a binary-weighted capacitor array, which inherently provides a sample-and-hold function on each input. This sample-and-hold action on the input lets the ADC accurately capture fast-moving analog signals; combined with low aperture delay and the differential input option, it offers good common-mode noise rejection for ground-bounce-tolerant measurements in mixed-signal environments. Typical applications include portable battery-powered data-acquisition modules, two-sensor instrumentation front-ends, handheld measurement instruments, process-control analog input boards, and medical or industrial sensor read-out cards where 8 to 10 bits of resolution is sufficient. The wide supply range also supports direct connection to 3 V or 5 V microcontrollers such as the ATmega or PIC families. When designing with the AS1529, place the 0.1 µF VDD bypass capacitor within 1 cm of the supply pin and route the serial clock (SCLK) on a short, impedance-controlled trace to keep digital switching noise from coupling into the analog inputs. Also drive CS low only after SCLK has stabilized to avoid spurious conversions.

견적 요청 문의하기
AS1529-BTDT - 10-Bit 150ksps Micro-Power ADC | ams OSRAM
AS1529-BTDT

AS1529-BTDT - 10-Bit 150ksps Micro-Power ADC | ams OSRAM

The ams OSRAM AS1529-BTDT is a 10-bit, 150 ksps successive-approximation-register (SAR) analog-to-digital converter with two single-ended or one differential input channel, packaged in an 8-pin TDFN (3x3 mm). It operates from a single 2.7 V to 5.25 V supply, draws very low quiescent current, and supports MICROWIRE/QSPI/SPI-compatible serial interfaces, making it well suited to space- and power-constrained designs. A SAR ADC is a type of data converter that uses a binary-search algorithm across an internal capacitive DAC to digitize an analog input in one conversion cycle per bit. SAR ADCs are prized for their deterministic latency (no input pipeline delay), low power, and excellent DC accuracy, and they sit in the broader hierarchy: ADC -> data converter -> mixed-signal IC -> semiconductor. The AS1529 is therefore positioned for low-power, low-channel-count precision sampling rather than high-speed waveform acquisition. Key features of the AS1529-BTDT include 10-bit resolution, 150 ksps maximum sampling rate, two single-ended input channels (or one pseudo-differential), an SPI/MICROWIRE/QSPI-compatible serial interface, an external reference input, and a power-down mode that reduces supply current to microamp levels between conversions. The 8-TDFN (3x3) exposed-pad package provides a low thermal resistance path and a small PCB footprint ideal for portable instrumentation. The architecture combines a charge-redistribution CDAC, a high-bandwidth input sampler, and an on-chip oscillator so no external clock is required for the conversion clock. The serial interface supports daisy-chaining of multiple devices in concert with the AS1528 (single-channel variant), reducing the GPIO count on the host microcontroller in multi-channel sensor designs. Typical applications include portable medical sensors (blood-pressure, glucose, pulse oximetry), handheld industrial instruments (DMMs, calibrators), battery monitoring and fuel-gauging front-ends, optical-module monitoring (laser bias, photodiode current), and sensor-conditioning ASIC companion converters. In all of these, the combination of low power, small package, and a simple SPI interface enables the converter to sit next to the sensor without dominating the BOM. When designing with the AS1529-BTDT, select an external reference voltage appropriate to the input range and use a clean VDD with 100 nF + 2.2 uF decoupling close to the pin. The exposed pad must be soldered to the ground plane to achieve the rated thermal and electrical performance. This page synthesizes distributor pricing, same-brand drop-in alternatives (AS1528, AS1531), cross-brand pin-compatible equivalents, and practical design notes not found in the manufacturer datasheet.

견적 요청 문의하기
AS1530 - 12-Bit 400ksps 8-Channel SAR ADC | ams OSRAM AG
AS1530

AS1530 - 12-Bit 400ksps 8-Channel SAR ADC | ams OSRAM AG

The ams OSRAM AS1530 is a 12-bit, single-supply, low-power, 400 ksps (300 ksps for the -AS1531 variant) successive-approximation analog-to-digital converter housed in a 20-pin TSSOP package. It provides 8 single-ended or 4 differential analog input channels, a serial MICROWIRE-/QSPI-/SPI-compatible interface, and an on-chip 4.096 V internal reference, making it a self-contained data-acquisition front-end for mixed-signal systems. Key features include ±1 LSB INL (max), ±1 LSB DNL (no missing codes guaranteed), 70 dB SINAD at the Nyquist input frequency, and 4.5 mW typical power dissipation at 400 ksps with a single +2.7 V to +5.25 V supply. The architecture is built around a true SAR core with input track/hold, an internal 4.096 V bandgap reference (also available as an output drive), and a low-noise front-end suitable for sensor, instrumentation, and industrial-control signal chains. A successive-approximation register (SAR) ADC is the natural choice when wide input bandwidth, deterministic latency, and excellent DC accuracy are required simultaneously. SAR converters sample the input on a track/hold capacitor, then perform a binary search with an internal DAC, producing a conversion result in a fixed number of clock cycles. Unlike sigma-delta ADCs, SAR ADCs offer zero latency, no pipeline delay, and excellent behavior on multiplexed inputs because each channel settles independently. The AS1530 specifically targets the single-supply, multi-channel, low-power tier of the SAR market and is widely used where battery life and small PCB area dominate the BOM. The AS1530 integrates a high-impedance input multiplexer (8 SE / 4 DI), a configurable unipolar/bipolar input range (±VREF), an internal or external reference option, and a serial interface that supports autonomous scanning across channels. Power-down current drops to sub-1 µA, making the part attractive for duty-cycled portable measurement. The 20-pin TSSOP footprint is industry-standard, allowing straightforward layout migration from older 8-channel 12-bit SAR ADCs such as the MAX1280/MAX1282 or AD7920/AD7928 family when channel count and package align. Typical applications include 4-20 mA loop-powered sensor transmitters, multi-channel temperature acquisition with RTD/thermocouple front ends, portable instrumentation and data loggers, PLC analog input modules, battery monitoring in UPS/backup systems, and patient-monitoring front ends. The wide supply range and low power allow direct connection to 3.3 V or 5 V microcontrollers without level shifters. When designing with the AS1530, allocate adequate input-bandwidth settling time by inserting a small RC (typically 1 kΩ + 100 pF) for source impedances above ~500 Ω, and place the 0.1 µF supply bypass as close as possible to VDD. Reference decoupling (10 µF + 0.1 µF) on REF is mandatory for full 12-bit performance. This page synthesizes current distributor pricing, drop-in pin-compatible alternatives from same-brand ams OSRAM and verified cross-brand sources, and practical design notes that go beyond the bare datasheet to give a working engineer a complete design starting point.

견적 요청 문의하기
AS1531 - 12-Bit 8-Channel 300ksps ADC | ams OSRAM | 20-TSSOP
AS1531

AS1531 - 12-Bit 8-Channel 300ksps ADC | ams OSRAM | 20-TSSOP

The ams OSRAM AS1531 is a 12-bit, low-power, 8-channel successive-approximation-register (SAR) analog-to-digital converter that operates from a single +2.7V to +3.6V supply and delivers up to 300,000 samples per second. Housed in a 20-pin TSSOP package, it provides four single-ended (or two pseudo-differential) input channels, an internal 2.5V reference with integrated reference buffer, and an SPI-compatible serial interface. Per the ams AG datasheet, the AS1531 consumes only 2.2 mA at 300 ksps and supports a reduced-power mode plus a power-down mode for battery-aware designs. An SAR analog-to-digital converter is a type of data converter that uses a binary search algorithm and a precision DAC to digitize an analog input in a single clock cycle per bit, achieving N conversion cycles for N bits of resolution. SAR ADCs sit in the broader data converter family (SAR -> ADC -> data converter -> signal chain IC -> mixed-signal semiconductor) and are favored for applications requiring deterministic latency, low power, and moderate-to-high resolution without the latency of sigma-delta converters or the complexity of pipeline ADCs. Key features of the AS1531 include true 12-bit linearity with no missing codes, 4 (or 8 with COM pin) software-configurable input channels, a wide analog input range of 0V to VREF (or 2xVREF in pseudo-differential mode), a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, and a hardware power-down input that drops quiescent current to microamp levels. The internal 2.5V reference eliminates the need for an external reference IC, simplifying BOM cost in space-constrained designs. The AS1531 is built on a CMOS process with a built-in track-and-hold amplifier, enabling accurate conversions of full-scale input signals up to Nyquist without external buffering. The successive-approximation register and on-chip clock generator remove the need for an external high-frequency clock, allowing designers to drive the chip from a low-cost MCU oscillator and re-evaluate the analog front end in software. Typical applications include portable industrial instrumentation, multi-channel data loggers, battery-powered sensor arrays, patient monitoring front-ends, and process-control analog input modules. The combination of low power, small footprint, and 8-channel input multiplexer makes the AS1531 particularly attractive for handheld multimeters and panel meters. When designing with this part, ensure the analog input does not exceed VDD + 0.3V or fall below GND - 0.3V to avoid latch-up. Decouple VDD with a 10uF tantalum plus 0.1uF ceramic combination placed within 5 mm of the supply pin, and place the SHDN pin high within 10 ms after VDD settles to guarantee rated first-conversion accuracy. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes not found in the manufacturer datasheet alone.

견적 요청 문의하기
AS1531-T - 12-Bit 300ksps Low-Power ADC | ams OSRAM
AS1531-T

AS1531-T - 12-Bit 300ksps Low-Power ADC | ams OSRAM

The ams OSRAM AS1531-T is a 12-bit, single-supply, low-power successive approximation register (SAR) analog-to-digital converter offering 300ksps throughput with 4- or 8-input channel multiplexing, housed in a 20-pin TSSOP package. It supports single +2.7V to +5.25V supply operation and is specified over the industrial -40C to +85C temperature range. What is a SAR ADC? A successive approximation register analog-to-digital converter is a precision data-acquisition building block that converts an analog input voltage into a 12-bit digital code by performing a binary search against an internal precision DAC. SAR ADCs sit within the broader hierarchy of ADC architectures (flash, pipeline, sigma-delta, SAR) and are preferred when designers need medium-to-high resolution at hundreds-of-ksps speeds with very low power consumption and zero pipeline latency - making them ideal for multi-channel multiplexed data-acquisition front-ends, instrumentation, and sensor readout. The AS1531-T features 4- or 8-input channel input mux, an SPI/QSPI/MICROWIRE-compatible serial interface, low power consumption of approximately 1.5 mA at 3V supply, and 200 kHz track-and-hold bandwidth. The reference voltage can be applied externally up to VDD, and unipolar analog inputs accept 0V to VREF. A hardware power-down mode reduces current to microamp levels between conversions, which is critical for battery-powered instrumentation and portable measurement. Architecturally, the device combines a capacitive-charge redistribution DAC with auto-calibrated switching, ensuring excellent AC linearity (THD typically better than -80 dB) and low INL/DNL for the 12-bit class. The high-impedance analog input structure simplifies front-end signal conditioning when interfacing with sensors, transducers, or low-bandwidth signal sources. Typical applications include portable data-acquisition systems, industrial process-control front-ends, battery-powered instrumentation, multi-channel sensor monitoring, and medical point-of-care diagnostic equipment where multi-channel input, low power, and small footprint are key design drivers. When designing with the AS1531-T, ensure the analog supply is well bypassed with a 0.1 uF ceramic capacitor placed close to the AVDD pin, and use a low-impedance external reference for best DC accuracy. The serial interface timing must respect the tCONV and tACQ specifications in the manufacturer datasheet to maintain throughput at 300 ksps. This page synthesizes distributor pricing, drop-in alternatives, application circuits, and practical design notes that are not found in the manufacturer datasheet alone, helping engineers select and qualify the AS1531-T for new and existing designs.

견적 요청 문의하기
AS1532-T - 12-bit 4-ch 400ksps SAR ADC | ams OSRAM
AS1532-T

AS1532-T - 12-bit 4-ch 400ksps SAR ADC | ams OSRAM

The ams OSRAM AS1532-T is a low-power, 4-channel, 12-bit successive-approximation (SAR) analog-to-digital converter delivering up to 400 ksps throughput from a single supply, housed in a 16-pin TSSOP package. The -T suffix denotes the tape-and-reel shipping option for high-volume SMT assembly lines. A SAR ADC is a type of analog-to-digital converter that uses an iterative binary-search algorithm against an internal precision DAC, sampling the input on each clock cycle and producing a stable, low-latency conversion result in N clock cycles for an N-bit output. SAR ADCs sit in the broader hierarchy of data converters (ADC -> ADC sub-family -> data converter -> signal chain IC) and are preferred over delta-sigma or pipeline ADCs when low-latency, deterministic sampling, and excellent DC linearity are required at moderate sample rates. The AS1532 family combines four single-ended or two differential input channels with an SPI/QSPI/MICROWIRE-compatible serial interface, low power consumption, and superior AC characteristics for instrumentation-class acquisition. Key features include four software-configurable input channels, an integrated 4.096V reference option, single-supply operation from 2.7V to 5.5V, and a low power-dissipation profile that scales with sample rate, making it suitable for both always-on sensor front ends and multiplexed measurement systems. The converter uses a charge-redistribution SAR architecture with an internal clock and a sample-and-hold front end, enabling true 12-bit no-missing-code performance. Built-in input multiplexers allow sequential scanning of up to four single-ended sources without external switching, reducing BOM count and PCB area in multi-sensor applications such as battery-stack monitors and transducer bridges. Typical applications include portable and battery-powered data acquisition, multi-channel process-control front ends, transducer/bridge sensor readout (load cells, strain gauges, thermocouples), industrial instrumentation with 4-20mA loop digitization, portable medical monitors, and embedded system analog front ends. The wide supply range simplifies integration with both 3.3V microcontrollers and 5V legacy analog chains. When designing with this ADC, ensure the analog input pins are properly buffered with low-impedance op-amps driving the sample capacitor at high source impedance to avoid gain error. Decouple AVDD and DVDD independently with 0.1uF ceramic capacitors placed within 5 mm of the supply pins, and provide a clean ground plane beneath the TSSOP thermal pad to minimize digital switching noise coupling into the analog front end. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that complement the manufacturer datasheet. It is intended as a supplementary engineering resource for component selection and BOM validation.

견적 요청 문의하기