집적 회로

하위 카테고리

📁 ADC/DAC 3,100+ 제품 📁 증폭기 IC 1,900+ 제품 📁 오디오 코덱 18 제품 📁 오디오 IC 2 제품 📁 클록 및 타이밍 660+ 제품 📁 Comparator ICs 1 제품 📁 DSP 1,100+ 제품 📁 데이터 수집 IC 2 제품 📁 디지털 포텐셔미터 4 제품 📁 디스플레이 드라이버 및 컨트롤러 1 제품 📁 FPGA & CPLD 7,300+ 제품 📁 인터페이스 IC 3,300+ 제품 📁 LED 드라이버 1 제품 📁 로직 IC 460+ 제품 📁 메모리 IC 870+ 제품 📁 마이크로컨트롤러 20,000+ 제품 📁 마이크로프로세서 4 제품 📁 모터 드라이버 1 제품 📁 기타 1 제품 📁 Sensor and Detector Interfaces 1 제품 📁 특수 IC 15 제품 📁 비디오 IC 14 제품

제품 (39,000+)

CD4046BE - 2.4MHz Micropower CMOS PLL IC | Texas Instruments
CD4046BE

CD4046BE - 2.4MHz Micropower CMOS PLL IC | Texas Instruments

The Texas Instruments CD4046BE is a 2.4 MHz CMOS micropower phase-locked-loop (PLL) IC packaged in a 16-pin dual in-line plastic package. It operates from 3 V to 18 V and integrates a low-power linear voltage-controlled oscillator (VCO), two phase comparators, a common signal-input amplifier, and a common comparator input. These headline values place it in the clock-and-timing and frequency-synthesis hierarchy while supporting low-power voltage-controlled frequency generation, phase comparison, and feedback-based synchronization. A phase-locked loop is a feedback-control system in which a voltage-controlled oscillator is adjusted until a generated signal matches the phase relationship of a reference input. Within the CD4046B family, the low-power linear VCO and alternative phase-comparator outputs allow different loop architectures to be selected. The CD4046BE therefore combines oscillator and detector functions that would otherwise require separate discrete blocks, reducing component count in clock multiplication, demodulation, frequency synthesis, tone generation, and signal-conditioning circuits. The verified source identifies the CD4046BE as a CMOS micropower PLL with a 2.4 MHz maximum operating frequency, a 3 V to 18 V supply range, and approximately 10 mA supply current in the comparison data. It is offered in a 16-DIP package with a 0.300-inch pin pitch and 7.62 mm lead spacing. The two internal phase comparators and shared input amplifier provide implementation flexibility, but loop stability still depends on correct external resistor, capacitor, filtering, and feedback selections. Architecturally, the chip separates signal generation from phase detection. The linear VCO responds to its control voltage, while the phase-comparator sections generate correction information for the feedback loop. Comparator I is suited to positive-edge locking, whereas Comparator II supports zero-degree or 180-degree phase comparison depending on its configuration. Designers must follow the manufacturer datasheet for exact comparator logic, output states, operating limits, and timing because those details were not fully present in the supplied source text. Typical uses include FM and FM-to-AM demodulation, frequency synthesis, tone decoding, frequency multiplication, scanning or sweep generation, and low-frequency clock generation. The part is particularly relevant when variable frequency or phase correction is required and a conventional fixed-frequency oscillator is insufficient. Its CMOS micropower architecture favors low-power signal-path and control applications, provided the external loop network is designed for the intended frequency and supply voltage. The most important design consideration is loop-component validation. Keep the VCO timing network and feedback-path components close to the device, use the datasheet's recommended topology, and verify acquisition range, lock range, ripple, and phase error on the intended prototype. Component tolerances and parasitic capacitance can materially affect behavior at higher frequencies. Because the verified material does not provide complete timing or pin-function tables, engineers should obtain the manufacturer datasheet before release to production. This page combines distributor availability, verified family-level specifications, sourcing information, replacement constraints, and practical PLL design guidance. It distinguishes confirmed data from missing parameters while preserving the key advantage of CD4046BE: an integrated CMOS PLL and VCO in a standard 16-pin DIP package.

견적 요청 문의하기
CD4046BF - CMOS Micropower Phase-Locked Loop | Texas Instruments
CD4046BF

CD4046BF - CMOS Micropower Phase-Locked Loop | Texas Instruments

The Texas Instruments CD4046BF is a CMOS micropower phase-locked-loop integrated circuit operating from 3 V to 18 V in a 16-lead CDIP package rated for -55 C to +125 C. It integrates a low-power linear voltage-controlled oscillator, two phase comparators, a common signal-input amplifier, and a common comparator input. The device is designed for frequency synthesis, modulation, demodulation, tone decoding, and frequency-related control systems. Its CMOS construction supports low-power operation, while the two comparator options allow selection between phase-comparator modes suited to different locking behavior. The 16-CDIP mechanical package provides through-hole mounting and is suitable for industrial, instrumentation, communications, and legacy control systems requiring a stable, qualified temperature range. The CD4046BF designation identifies the 16-lead ceramic dual-in-line package variant within the CD4046B family. A phase-locked loop is a feedback-control system in which an internal voltage-controlled oscillator is adjusted until its output frequency or phase agrees with a reference input. In the CD4046BF, the signal-input amplifier feeds the selected phase-comparator path, while the VCO provides the tunable output. The PLL can therefore compare an incoming reference against a divided or generated frequency and present an error voltage for loop filtering and frequency control. The loop filter is external, allowing designers to tune loop bandwidth, capture behavior, damping, and output jitter according to the application. The key features of the CD4046BF are its 3 V to 18 V supply range, micropower CMOS operation, integrated VCO, two phase comparators, and broad -55 C to +125 C temperature rating. The VCO is linear, making the output frequency controllable by an external voltage. The common input amplifier and comparator input simplify use with external frequency-divider and loop-filter networks. The CD4046BF is a useful building block when a system needs both frequency synthesis and flexible feedback-loop implementation rather than a fixed-frequency oscillator. The device uses analog control techniques around a CMOS digital-compatible integrated circuit. The VCO output frequency depends on its control voltage and external timing components, while the phase comparator converts phase or frequency differences into an error signal. Designers should account for comparator type, loop-filter transfer function, VCO gain, divider ratio, reference frequency, and component tolerances. In practical designs, a low-pass filter commonly connects the comparator output to the VCO control input, and a frequency divider may be inserted between the VCO output and comparator input when integer multiplication is required. Typical applications include FM and AM demodulation, tone decoding, frequency synthesis, frequency multiplication, frequency division, phase discrimination, motor-speed-related modulation, communications interfaces, and instrumentation. The 16-CDIP package is particularly useful where through-hole assembly, rugged mechanical construction, or a wide temperature range is preferred over a surface-mount footprint. Designers should confirm timing, output-drive, supply-current, and component-temperature requirements against the manufacturer datasheet before production release. The most important design consideration is selecting the correct comparator and calculating the loop filter around the intended reference frequency. A filter that is too aggressive can increase noise or slow acquisition, while an insufficiently filtered loop can jitter or oscillate. Keep the VCO timing components and sensitive comparator nodes away from noisy switching paths, use a stable low-noise control voltage, and check the maximum operating frequency for the selected external components. The CD4046BF is not a power semiconductor, so a safe operating area specification is not applicable.

견적 요청 문의하기
CD4046BK - 2.4MHz PLL Clock Synthesizer | Harris
CD4046BK

CD4046BK - 2.4MHz PLL Clock Synthesizer | Harris

The Harris CD4046BK is a phase-locked-loop clock synthesizer and frequency multiplier IC operating up to 2.4 MHz, supplied in a 16-pin flat-pack package. The verified distributor listing identifies the device as a phase lock loop IC with one output stage and a 16-pin CFP package. Its key function is to compare an input reference signal with a feedback signal and generate a stable, phase-related output suitable for clock generation, frequency synthesis, modulation, and signal-processing systems. A phase-locked loop is a feedback-control system that locks the frequency and phase of an output oscillator to an external reference. The CD4046BK belongs to the clock and timing IC hierarchy, combining a phase comparator, voltage-controlled oscillator, and auxiliary output circuitry. This makes it useful when a circuit needs programmable or reference-synchronized timing rather than a free-running oscillator. The verified data specifically confirms a maximum operating frequency of 2.4 MHz and a 16-CFlatPack package. Other operating details, electrical limits, pin names, temperature grades, supply voltage, and current consumption were not supplied in the verified records and therefore must be confirmed from the manufacturer datasheet before design release. The listed Harris and Intersil source records also indicate historical manufacturer-source variation, so procurement should verify the exact manufacturer, package marking, and datasheet revision. Typical design uses include low-frequency clock generation, frequency multiplication, tone generation, frequency-to-voltage conversion, phase-locked modulation, and instrumentation where a feedback loop maintains a controlled output. The loop filter, reference oscillator, and feedback divider are external circuit elements, allowing the system designer to set loop bandwidth and dynamic behavior. Actual performance depends on component tolerances, loop filter design, supply voltage, and the complete application circuit. For new designs, use the exact package footprint and pinout from the relevant CD4046BK datasheet rather than assuming that all CD4046 variants are interchangeable. Confirm supply-voltage limits, VCO gain, phase-comparator characteristics, output drive, and timing guarantees before substituting any part. The verified records identify distributor availability and pricing sources but do not provide a complete standardized pricing ladder or authoritative lifecycle statement. This product data synthesizes the verified distributor descriptions, package information, pricing reference, and cross-reference-search results. It distinguishes documented facts from missing technical parameters and does not infer unverified electrical specifications, lifecycle status, or manufacturer qualification claims.

견적 요청 문의하기
CD4049AE - Hex CMOS Buffer/Converter, 3-18V | Harris
CD4049AE

CD4049AE - Hex CMOS Buffer/Converter, 3-18V | Harris

The Harris CD4049AE is a hex inverting/non-inverting CMOS buffer and logic-level converter with a 3 V to 18 V supply operating range, supplied in a 16-pin DIP package. The device provides six independent buffer channels for converting or restoring logic levels and can operate from the same supply used by the associated CMOS logic. According to the manufacturer information referenced by the distributor listing, the CD4049 family is intended for buffering and logic conversion applications. A CMOS buffer or converter is a logic IC that isolates a source from a driven load while providing compatible voltage levels. In the device hierarchy, CD4049AE belongs to the CMOS logic family, with the broader categories of digital logic, integrated circuit, and semiconductor. Its wide supply-voltage range allows use in systems operating from low-voltage 3 V rails through traditional 18 V CMOS rails, although operating points must remain within the limits stated in the manufacturer datasheet. The CD4049AE is described as a hex inverting/non-inverting buffer converter. Its primary advantages are flexible supply-voltage operation and the availability of multiple channels in one package. Because the AE package is a through-hole 16-pin DIP, it is appropriate for legacy industrial equipment, prototypes, repair assemblies, and control systems where surface-mount components would require a different physical footprint. The CD4049 family is frequently considered when a logic signal must drive another circuit with a different input voltage requirement or when a signal source needs buffering. Input and output rise and fall times, propagation delay, output drive current, input leakage, and noise margins must be checked against the actual clock rate, load capacitance, supply voltage, and logic thresholds of the connected devices. The CD4049AE should not automatically be treated as a general-purpose level shifter for every interface. Typical uses include industrial control logic, legacy instrumentation, display and interface control, signal conditioning between CMOS stages, and repair of systems originally designed around the CD4000 family. In these applications, the six buffered channels can reduce loading on sensitive logic outputs while maintaining compatible supply-domain operation. When designing around the CD4049AE, begin with the manufacturer datasheet and confirm the exact pinout, input/output logic behavior, absolute maximum ratings, and timing limits for the relevant revision. Check that every connected signal remains within the permitted input-voltage range, that unused inputs are tied to a defined logic level, and that unused outputs are left unconnected unless the datasheet permits otherwise. Supply bypassing and breadboard or PCB layout quality also matter because long connections and high-impedance nodes can increase noise susceptibility and transition-time distortion. This page combines verified distributor sourcing information, the referenced CD4049 family description, package details, structured engineering guidance, and clearly marked data gaps. It is intended to help engineers identify the CD4049AE quickly while separating confirmed facts from parameters that must be obtained from the official manufacturer datasheet before design release.

견적 요청 문의하기
CD4049AK - Hex Non-Inverting Buffer, 12V, 16-CFP | Harris
CD4049AK

CD4049AK - Hex Non-Inverting Buffer, 12V, 16-CFP | Harris

The Harris Corporation CD4049AK is a 12 V hex non-inverting buffer integrated circuit offered in a 16-CFP surface-mount package. The verified distributor listing identifies the device as an active logic buffer/channel element, while the CD4049 family documentation identifies the CD4049 series as a hexadecimal non-inverting buffer. Its 16-CFP package provides a compact surface-mount option for designs requiring buffered CMOS logic rather than a direct gate-to-gate connection. A non-inverting buffer is a digital logic device that reproduces its input at the corresponding output without changing the logical polarity. Within the broader semiconductor hierarchy, the CD4049AK belongs to CMOS logic ICs, specifically the buffer and inverter category. A buffer can add drive strength and isolate a logic stage from downstream loading, provided its voltage, timing, and drive specifications remain acceptable for the intended circuit. The key verified attributes of the CD4049AK are its 12 V supply designation, non-inverting buffer function, hexadecimal organization, 16-CFP surface-mount package, and active lifecycle status. The Harris designation preserves compatibility with established CD4000-series sourcing. Rochester Electronics is the distributor associated with the exact CD4049AK listing on DigiKey, while other verified listings also connect the MPN with Harris and the 16-CFP package. CD4000-series logic is commonly evaluated for industrial control, interface isolation, signal conditioning, and embedded digital systems. The CD4049AK should be selected only after confirming its complete electrical limits, input and output logic levels, propagation delay, output drive, noise margin, and power dissipation from the applicable manufacturer datasheet. The same package outline must also be checked against the PCB land pattern before it is treated as a direct replacement. Typical design roles include buffering digital control signals, driving logic inputs away from a source device, distributing a logic signal to multiple compatible loads, and separating a high-impedance logic node from downstream switching or fanout requirements. In each case, the input must remain within the accepted logic range and the connected load must not exceed verified output-current and capacitance limits. The most important layout consideration is to minimize trace length between the buffer and its driven load while maintaining a stable ground reference. Unused inputs should not be left floating if the manufacturer datasheet specifies a defined state. Supply bypassing, input thresholds, and maximum supply voltage must also be checked before publication of the PCB design. This page consolidates the verified distributor price, stock indication, manufacturer identity, package information, lifecycle state, and available cross-reference findings for CD4049AK. It also distinguishes confirmed drop-in alternatives from unverified or different-package substitutes so engineers can avoid unsupported replacement claims.

견적 요청 문의하기
CD4050BD - Hex Non-Inverting CMOS Buffer, 3-18V, 16-SOIC | Texas Instruments
CD4050BD

CD4050BD - Hex Non-Inverting CMOS Buffer, 3-18V, 16-SOIC | Texas Instruments

The Texas Instruments CD4050BD is a hex non-inverting buffer (buffer/converter) in a 16-pin SOIC package, providing six independent push-pull CMOS output stages that operate from a single 3 V to 18 V supply. What is a hex non-inverting buffer? A buffer is a logic IC that reproduces the logic level of its input at its output without inversion, adding gain and drive strength rather than changing the boolean function. The CD4050 belongs to the RCA CD4000 CMOS logic family, whose defining characteristic is wide supply-voltage tolerance from 3 V up to 18 V, allowing one device to interface 3.3 V, 5 V, 9 V and 15 V CMOS domains. Within the logic hierarchy, CD4050 is a buffer/converter (line driver) rather than a gate, and the six-element arrangement makes it a hex part. Key features include six non-inverting channels, push-pull output stages that source and sink current symmetrically, and single-supply operation that also permits input levels above VCC for level conversion. Because the outputs are push-pull rather than open-drain, no external pull-up resistors are required and the part drives capacitive bus loads directly. The 16-SOIC (0.154 inch, 3.90 mm width) surface-mount package is a legacy-standard footprint still widely supported by assembly houses and compatible with automated pick-and-place lines. Technically the part uses complementary CMOS (CMOS) construction, giving high noise immunity and low static power consumption across the supply range. Because it is a converter-class device, input thresholds track the supply rails rather than being fixed to a single logic standard, which is the mechanism that makes single-supply level shifting possible. Its main limitation versus modern rail-to-rail buffers is speed: the CD4000-family propagation delay is on the order of tens of nanoseconds, far slower than CMOS logic buffers such as the 74HC04 class. Typical uses include buffering long TTL or CMOS bus lines, level translation between 3.3 V, 5 V and higher-voltage CMOS domains, driving heavier loads than a plain gate can handle, and isolating control signals in industrial, instrumentation and legacy 4000-series designs where mixed-voltage CMOS logic still appears. A key design consideration is that CD4000-family parts draw supply current that rises with switching frequency, so the supply rail must be able to absorb dynamic current while maintaining a stable ground reference; a 0.1 uF bypass capacitor close to pin 14 is standard practice. Because this is a mature, cost-optimized part, designers migrating to 74HC/74HCT logic should re-check timing margins and input-level compatibility rather than assuming interchangeability. This page consolidates distributor pricing, same-footprint drop-in alternatives and practical layout guidance that are not collected in any single manufacturer document, giving engineers a single reference before committing to the CD4050BD on a new board.

견적 요청 문의하기
CD4050BE - 6-Channel CMOS Buffer | Texas Instruments
CD4050BE

CD4050BE - 6-Channel CMOS Buffer | Texas Instruments

The Texas Instruments CD4050BE is a six-element, non-inverting CMOS buffer and logic-level converter with one bit per element and push-pull outputs, packaged in a 16-pin PDIP. Its verified operating supply range is 3 V to 18 V, allowing the same device family to buffer or shift signals between different logic voltage domains using one supply voltage. A CMOS buffer is a digital logic device that reproduces its input signal at the output while providing buffering and, in this case, non-inverting logic-level conversion. Within the product hierarchy, the CD4050BE is a six-channel buffer, part of the CD4000 CMOS logic series and the broader logic IC category. Unlike an inverting buffer, each of its six channels preserves the input logic state. The six-channel architecture allows one package to serve several independent signal paths. Push-pull outputs provide a defined output state and make the device suitable for driving downstream CMOS inputs. Logic-level conversion can bridge signals whose voltage levels differ when the input and output thresholds remain compatible with the selected supply voltage. The CD4050B family uses a single positive supply, and the verified product information identifies a 3 V to 18 V operating range. This broad range supports integration across legacy 5 V systems and higher-voltage CMOS logic where the input and output signal levels are compatible with the device thresholds. Exact propagation delay, output-current, and input-threshold values were not included in the supplied verified data and therefore are not asserted here. Typical uses include interfacing signals between different logic-voltage domains, buffering multiple digital control lines, and driving CMOS inputs from sources operating at a different logic level. The device can also provide multiple non-inverting channels in logic circuits where inversion would be undesirable. Because each channel is independent, unused channels should be tied to a defined logic state according to the manufacturer recommendations. The main design consideration is ensuring that every connected signal remains within the input and output limits of the selected 3 V to 18 V supply. Designers should also account for unused inputs, supply decoupling, output loading, and the maximum transition rates verified in the manufacturer datasheet. The through-hole PDIP package is intended for conventional through-hole PCB assembly rather than surface-mount production. This page consolidates the verified manufacturer and distributor information for CD4050BE, adds same-package cross-reference options, and provides practical guidance for logic-level conversion, unused inputs, decoupling, and component selection. It also distinguishes confirmed characteristics from parameters that require consultation of the manufacturer datasheet before design release.

견적 요청 문의하기
CD4050BF - 6-Channel CMOS Buffer, 3-18 V | Texas Instruments
CD4050BF

CD4050BF - 6-Channel CMOS Buffer, 3-18 V | Texas Instruments

The Texas Instruments CD4050BF is a 6-channel, non-inverting CMOS hex buffer and logic-level converter operating from 3 V to 18 V. The device is supplied in a 16-pin ceramic dual in-line package, and its specified temperature range is -55 °C to 125 °C. Each buffer provides a non-inverting output path, allowing the part to support buffering and single-supply level translation between compatible CMOS voltage domains. A CMOS hex buffer is a digital logic device that receives six input signals and presents six buffered, non-inverting outputs. Buffers separate a source from its load, improve signal integrity, and can isolate logic levels when the input and output use different voltage references within the device operating range. In the CD4000 family hierarchy, the CD4050BF belongs to CMOS logic ICs and is commonly used as a line driver or logic-level converter. The verified feature set includes six buffered channels, single-supply operation from 3 V to 18 V, non-inverting logic, and a military temperature range of -55 °C to 125 °C. Because it uses one supply voltage, the CD4050BF avoids the separate positive and negative reference rails historically associated with TTL-to-CMOS interface designs. This makes it useful where the source and destination circuits operate from the same supply but still benefit from output buffering. The CD4050BF is based on the CD4050B family architecture and is intended for digital buffering rather than analog amplification. Its CMOS inputs provide high input impedance and minimize loading of the upstream device. Each output stage restores logic levels, helping maintain usable rise and fall times when driving additional CMOS inputs or cable capacitance. Typical applications include industrial control and instrumentation, data acquisition, test equipment, legacy interface isolation, clock or signal distribution, and level translation within a 3 V to 18 V system. In instrumentation, the six channels can buffer sensor-conditioning outputs before they enter an ADC or counter. In control systems, the part can distribute buffered digital state signals among multiple receiver sections. When designing around the CD4050BF, keep every connected signal within the specified input and output voltage limits, and do not exceed the 18 V maximum supply voltage. Decoupling close to the supply pins remains necessary for a CMOS device switching capacitive loads. Because the verified data does not provide a complete electrical characteristic table, propagation delay, output drive current, input leakage current, and logic-level thresholds should be confirmed in the manufacturer datasheet before release. This page consolidates manufacturer and distributor references, validated CD4000-family equivalents, package-aware comparisons, and practical application guidance. It also identifies where the available sources do not publish a value, preventing unverified electrical specifications from being presented as guaranteed production data.

견적 요청 문의하기
CD4050BK - 18V CMOS Hex Buffer | Harris Corporation
CD4050BK

CD4050BK - 18V CMOS Hex Buffer | Harris Corporation

Harris Corporation CD4050BK is a non-inverting, six-element CMOS buffer and level converter with a maximum supply voltage of 18 V, packaged in a 16-CFP configuration. The device provides six independent one-bit channels and uses push-pull outputs according to the CD4050 family documentation. Its principal role is buffering compatible CMOS signals while supporting logic-level conversion with a single power supply. A CMOS buffer is a digital logic device that reproduces its input signal at an output with added drive strength. The CD4050 belongs to the CD4000 CMOS logic family, which sits within the broader digital IC and logic IC hierarchy. Unlike open-collector buffers, these devices use push-pull outputs, allowing them to source and sink output current without requiring an external pull-up resistor. The verified CD4050 family information identifies six non-inverting channels, one output bit per element, 3 V to 18 V operation, and an 18 V maximum supply rating. CMOS construction supports low static power relative to many older bipolar logic families. The buffered outputs are intended to improve signal integrity when driving downstream logic or interconnect, while the single-supply level-conversion capability can bridge compatible systems operating at different logic thresholds. The CD4050B family is based on complementary MOS circuitry using N-channel and P-channel enhancement-mode transistors. Separate input and output behavior should be checked against the relevant datasheet before finalizing edge-rate, fan-out, and loading calculations. The supplied source set confirms the CD4050B family's three-rail logic-level-conversion function and 3 V to 18 V supply range, but it does not provide a complete timing table, output-current rating, or absolute maximum ratings for the Harris CD4050BK. Typical uses include buffering digital control signals, interfacing compatible CMOS logic domains, clock distribution, and driving multiple standard CMOS loads. The non-inverting topology preserves signal polarity, while six independent channels make the device useful when more than one buffered logic path is required. Board-level applications should avoid using the CD4050BK for high-speed differential signals, high-voltage isolated interfaces, or loads exceeding the verified output-current capability. A key design consideration is that buffered CMOS outputs still have finite rise and fall times. Long PCB traces, capacitive inputs, stacked supply pins, and high fan-out can slow edges and create timing-margin risk. Decoupling capacitors should be placed close to the supply pins, while unused inputs must be connected to a defined logic level. Exact capacitor values, drive-current limits, and timing thresholds require the missing manufacturer data. This page consolidates the verified distributor identity, package description, CD4050B family supply range, logic function, cross-reference results, and practical design constraints. It also distinguishes verified facts from unavailable electrical details rather than estimating pinout, timing, thermal, or lifecycle values that are not present in the supplied sources.

견적 요청 문의하기
CD4050BM - 6-Channel CMOS Buffer, 3-18V | Texas Instruments
CD4050BM

CD4050BM - 6-Channel CMOS Buffer, 3-18V | Texas Instruments

The Texas Instruments CD4050BM is a six-channel CMOS buffer and level converter with three inverting channels and three non-inverting channels, operating from 3 V to 18 V in a 16-pin SOIC package. The device supports single-supply operation, push-pull outputs, and input signals whose high level may exceed VDD for CMOS-to-DTL or TTL level conversion. Its six-buffer organization makes it suitable for buffering digital control signals, translating voltage domains, driving multiple logic inputs, and isolating logic paths. A CMOS buffer is a digital interface circuit that reproduces a binary input at its output while providing electrical buffering and potentially translating a signal into the voltage range accepted by the receiving logic family. The CD4050BM belongs to the CD4000 CMOS logic family, which includes the broader categories of CMOS buffer, logic converter, logic IC, and semiconductor. Unlike a passive resistor divider, the active push-pull output can source and sink current more effectively while preserving a valid logic level. The principal benefit of the CD4050BM is its combination of six independent channels in one package. Three channels invert the input and three preserve polarity. A single VDD rail powers the device, and the input high threshold can operate independently of VDD. This arrangement is useful when a system must accommodate signals from a higher-voltage source or drive DTL and TTL-compatible loads without requiring a second supply rail. The Texas Instruments CD4050B family is specified for a 3 V to 18 V operating range. The manufacturer product page describes the devices as inverting and non-inverting hex buffers intended for logic-level conversion using only VCC. The precise propagation delay, output drive current, input leakage, temperature range, and package dimensions for the exact CD4050BM orderable were not included in the retrieved snippets, so those values remain marked as data needed rather than being inferred from another package or suffix. Typical applications include CMOS-to-DTL conversion, CMOS-to-TTL interfacing, digital signal buffering, control-signal isolation, and general-purpose logic-level translation. Because the CD4050BM contains both polarities, designers can use the inverting sections where inversion is useful and the non-inverting sections where source-to-sink signal correspondence must be retained. Pin assignment and polarity must be checked carefully before PCB reuse. For a new design, verify the exact CD4050BM electrical limits, temperature grade, and absolute maximum ratings in the manufacturer datasheet. Keep unused inputs tied to a defined valid logic level, use pull-up or pull-down resistors where required by the source, and confirm that every driven output remains within its voltage and current limits. These checks are especially important when input high levels can exceed VDD. This page combines the verified manufacturer and distributor information with a transparent specification audit, package-level pin map, sourcing guidance, and comparison data. Unknown parameters are explicitly identified rather than copied from a related CD4050B package, while only same-footprint alternatives supported by the supplied cross-reference evidence are presented as drop-in options.

견적 요청 문의하기
CD4050BNSR - Hex Non-Inverting Buffer 3-18V SOP-16 | TI
CD4050BNSR

CD4050BNSR - Hex Non-Inverting Buffer 3-18V SOP-16 | TI

The Texas Instruments CD4050BNSR is a CMOS hex non-inverting buffer and logic-level converter that operates from 3V to 18V, packaged in a 16-pin Small-Outline (SOP / NS) tape-and-reel format. Each of the six buffers accepts a standard CMOS input and drives a push-pull CMOS output, with input clamp diodes on every input pin to allow safe translation from voltages above VCC (up to 18V) down to the single VCC rail used by the device. A CMOS buffer/converter is a digital logic building block whose primary job is to provide current drive gain and voltage-level translation between two logic domains without inverting the signal. Within the broader hierarchy of ICs, the CD4050B belongs to the CD4000 family of CMOS logic ICs, which sits under the Specialty Logic / Buffers & Line Drivers segment of the Logic IC category. Each buffer in this part functions as a stand-alone driver channel that sources and sinks current into the next stage, isolating the input logic domain from the load. The 'B' suffix denotes the buffered TI/CMOS output stage that improves noise margin over the older unbuffered CD4050A. Key features include 6 independent channels, push-pull CMOS output drive, very low quiescent supply current (typically in the microamp range), input clamp diodes that protect the input from voltages up to 18V regardless of VCC, and a propagation delay of approximately 50 ns at 10V VCC (Standard speed). The 16-pin SOP (NS) package measures 0.209 inch (5.30 mm) body width, making it compatible with industry SOP-16 footprints and conventional lead-free reflow profiles. The CD4050B uses a complementary MOS enhancement-mode P-channel and N-channel transistor output structure in every channel, which provides symmetrical rise/fall drive and low quiescent leakage. The single-supply VCC architecture means only one rail is required, while the input clamp diodes perform the level-shift work by clamping input voltages above VCC down to a diode drop above VCC. The push-pull output stage delivers rail-to-rail output swings while preventing shoot-through, unlike the older CD4049UB which provides inverting buffers with the same drive. Typical applications include CMOS-to-DTL/TTL logic-level translation in mixed-voltage systems, signal buffering between high-impedance sensor outputs and downstream CMOS logic, input protection/level-shifting for buttons and switch contacts, and bus buffering where a non-inverting driver must preserve the original logic state. The wide 3V to 18V supply tolerance makes it compatible with 3.3V, 5V, 9V, 12V, and 15V logic rails. When designing with this part, note that unused inputs must be tied to VCC or GND - they MUST NOT be left floating, because floating CMOS inputs draw quiescent current and can drift into the linear region. The input voltage, thanks to the clamp diode, may safely exceed VCC (up to 18V) for logic-down translation, which is the opposite of the more common step-up translation. The push-pull outputs can drive standard CMOS loads and modest TTL loads through an external pull-up resistor. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the standalone TI datasheet, including an explicit pin-for-pin comparison versus competing CD4050B equivalents from onsemi, Toshiba, and ROHM in the same 16-SOIC footprint.

견적 요청 문의하기
CD4051B - 20V 8:1 CMOS Analog Multiplexer | Texas Instruments
CD4051B

CD4051B - 20V 8:1 CMOS Analog Multiplexer | Texas Instruments

Texas Instruments CD4051B is a 20 V, 8:1, single-channel CMOS analog multiplexer with three binary select inputs, an inhibit input, and logic-level conversion. It connects one of eight input channels to a common output, making it suitable for analog signal routing, instrumentation, measurement, control, and embedded systems. The verified product-page description identifies the device as a single-channel analog multiplexer, while the manufacturer datasheet confirms the three A, B, and C selection inputs and inhibit control. An analog multiplexer is a routing component in the signal-chain hierarchy that selects one source signal and connects it to a shared output. The CD4051B belongs to the CMOS analog-switch and multiplexer family, with logic-level conversion allowing its control inputs to interface with systems operating across compatible logic levels. Its eight-channel architecture reduces the number of external connections and is useful when a design must route multiple sensor, measurement, or control signals through one processing channel. The CD4051B provides three binary control inputs, A, B, and C, which select one of eight channels, plus an inhibit input that can disable the selected connection. The device supports operation from the verified 20 V supply rating context. Its CMOS construction is appropriate for low-power and medium-voltage analog routing systems, while the multiplexed output reduces the number of analog inputs required by downstream converters or signal-processing components. Typical uses include sensor-channel selection, instrumentation signal routing, test-equipment multiplexing, industrial control interfaces, and embedded measurement systems. The manufacturer datasheet should be consulted for the exact electrical limits, switching characteristics, control truth table, package variants, and recommended operating conditions before final circuit design. A key design consideration is ensuring that signal amplitudes remain within the device's specified analog and logic ranges. The selected channel, inhibit state, supply sequencing, and input impedance of the downstream circuit must be evaluated together. In systems with high source impedance, leakage, charge injection, switching transients, and settling time can affect measurement accuracy. This product page combines the verified Texas Instruments product and datasheet references with practical selection context. The information gain is the separation between verified device identity, routing architecture, and engineering checks that should be completed before using CD4051B as a drop-in or design alternative.

견적 요청 문의하기
CD4051BE - 8:1 Analog Multiplexer, 240 Ohm, 16-PDIP | Texas Instruments
CD4051BE

CD4051BE - 8:1 Analog Multiplexer, 240 Ohm, 16-PDIP | Texas Instruments

The Texas Instruments CD4051BE is a CMOS single 8-channel analog multiplexer or demultiplexer with logic-level conversion, housed in a 16-pin PDIP (N) package. The device features a typical on-state resistance of 125 Ohm at VDD-VEE = 15V, supports signal input ranges over 15 Vp-p at VDD-VEE = 18V, and operates across a wide supply range from 3 V to 20 V single supply or ±10V dual supply. A CMOS analog multiplexer is an analog switch that selects one of N analog input channels and routes it to a single common output line, under control of digital select inputs. Multiplexers belong to the broader category of analog switches and multiplexers, which in turn sit within interface ICs and signal-conditioning components. The CD405xB family from Texas Instruments (originally designed by RCA) provides low-leakage, low-crosstalk switching for precision analog and audio signal paths, with logic-level translation between 3 V digital control and ±10 V analog rails. Key features of the CD4051BE include matched switch characteristics with RON = 5 Ohm typical delta between channels at VDD-VEE = 15V, channel OFF leakage of ±100 pA typical at VDD-VEE = 18V, and very low quiescent power dissipation under all digital control input conditions. The device also offers low ON resistance of 125 Ohm typical, high OFF resistance, and logic-level translation enabling digital control from 3V CMOS logic while switching ±10V analog signals. The 16-pin PDIP through-hole package provides easy insertion into legacy breadboards and through-hole PCB designs. The CD4051BE uses a CMOS architecture with break-before-make switching action, preventing momentary shorting between adjacent channels during channel transitions. The three binary select inputs (A, B, C) along with an active-low inhibit input provide 8 -to-1 multiplexing, while the bidirectional common pin (COM) allows the same device to operate as a 1-to-8 demultiplexer by reversing the role of input and output. This architecture is well suited to low-frequency precision analog signal routing where switch capacitance and leakage, not bandwidth, dominate the error budget. Typical applications include analog signal routing in data acquisition systems, audio signal multiplexing in mixing consoles, sensor signal multiplexing in industrial instrumentation, automatic test equipment channel selection, and telecommunications line selection. The wide supply range allows direct interfacing to both 5V legacy analog systems and modern 3.3V digital controllers without level shifters. When designing with this device, ensure that VEE is connected to ground or negative supply for unipolar operation, and provide adequate decoupling close to VDD and VEE pins. The inhibit pin (INH) should be tied to ground when not used, and select inputs (A, B, C) should not float - tie them to VDD or VSS through a defined logic level to prevent shoot-through current. This page synthesizes distributor pricing, drop-in alternatives in the same 16-PDIP footprint, application-specific guidance for audio and sensor multiplexing, and design considerations not found in the manufacturer datasheet alone.

견적 요청 문의하기
CD4051BM - 8:1 CMOS Analog Multiplexer | Texas Instruments
CD4051BM

CD4051BM - 8:1 CMOS Analog Multiplexer | Texas Instruments

The Texas Instruments CD4051BM is a single 8-channel CMOS analog multiplexer or demultiplexer with logic-level conversion, 8:1 signal routing, 240 ohm on-state resistance, and a 16-pin SOIC package. The verified distributor listing identifies it as a 1-circuit IC switch, while the manufacturer documentation describes the CD405xB CMOS analog switching family. Its three select inputs route one common terminal to any one of eight signal channels, making it useful for analog measurement, instrumentation, data acquisition, test systems, and embedded control. An analog multiplexer is a switch matrix that connects multiple inputs to a shared output, or conversely distributes one source across selected destinations. The demultiplexer function is selected electrically by connecting the appropriate terminals. In the broader semiconductor hierarchy, the CD4051BM belongs to CMOS logic ICs, analog switch ICs, multiplexers, and power-management-independent signal-routing components. Unlike a mechanical relay, it provides compact, logic-controlled channel selection, although its on-resistance and capacitance can affect signal fidelity. The CD4051BM includes logic-level conversion, allowing the select inputs to be driven by compatible CMOS logic while the analog signal terminals operate within the device's specified supply and signal limits. Verified distributor data specifically lists the MPN as a 240 ohm, 8:1, single-circuit analog switch in a 16-SOIC package. Exact voltage, current, leakage, propagation-delay, bandwidth, and temperature values were not supplied in the verified dataset and are therefore marked as data needed rather than inferred. The device is useful when a microcontroller must inspect several sensors, select one measurement path, route a reference signal, or connect an external test point to a shared converter. Selection logic determines the active channel, while the common terminal carries the selected signal. Engineers should account for on-resistance, off leakage, charge injection, supply decoupling, input voltage limits, and the package pinout before using it in precision or high-speed systems. Typical uses include 8-channel sensor scanning, laboratory and industrial data acquisition, programmable instrumentation, audio or communications routing, and embedded measurement systems. The SOIC-16 footprint is convenient for conventional PCB assembly, but the exact pin names and electrical ratings must be confirmed from the manufacturer datasheet before layout or replacement work. This page combines verified manufacturer and distributor references with practical selection and sourcing guidance rather than assuming unprovided electrical values. The primary design consideration is signal integrity: the selected channel's on-resistance and parasitic capacitance can form an RC network with the driven source and receiving circuit. Keep routing short, provide the required bypass capacitance, respect the logic levels, and verify analog input limits. For a replacement, use the same-package pinout and compare supply voltage, channel count, logic compatibility, on-resistance, leakage, and signal range before substitution. This data page consolidates the verified CD4051BM identity, package, distributor classification, manufacturer datasheet link, sourcing context, and engineering guidance. It does not infer unavailable ratings or claim that a component is available unless the supplied distributor data explicitly indicates purchase or inventory status.

견적 요청 문의하기
CD4052B - 20V 4:1 2-Channel Analog Multiplexer | TI
CD4052B

CD4052B - 20V 4:1 2-Channel Analog Multiplexer | TI

The Texas Instruments CD4052B is a 20 V, 4:1, 2-channel CMOS analog multiplexer and demultiplexer with logic-level conversion, supplied in the package identified by the selected ordering option. Its three control inputs select one of four common terminals, while an inhibit input can disable the selected analog path. The device supports both analog and digital signal routing and is positioned for systems that require multiple signals to share a limited number of input or output pins. An analog multiplexer is a switching IC that connects one of several analog terminals to a common terminal according to binary control logic. In the broader hierarchy, the CD4052B belongs to the CMOS analog-switch and multiplexer class, which sits within interface ICs and broader semiconductor signal-routing systems. Logic-level conversion allows the control inputs to operate from a separate supply domain from the analog signal path, subject to the manufacturer’s absolute-maximum and operating limits. The verified manufacturer description identifies the CD4052B as a 20 V, 4:1, 2-channel multiplexer with logic-level conversion. The verified distributor listing for CD4052BPWR identifies a 2-circuit, 4:1, 240 ohm, 16-TSSOP variant. The selected CD4052B MPN does not itself specify a package suffix, so package-specific physical details, pin names, pinout, and orderable packaging must be confirmed against the applicable TI datasheet ordering table. The CD4052B is useful for sensor selection, measurement-signal routing, audio or communications channel selection, and control systems where analog signals must be routed under digital control. Because it is a CMOS analog switch, designers should account for signal amplitude, leakage, on-resistance variation, control timing, supply levels, and the maximum analog voltage when selecting external circuitry. The inhibit input provides a way to isolate a selected path during reset or system states. The primary design trade-off is that the broad 20 V-capable signal range comes with analog-switch behavior rather than the performance of a modern low-voltage, low-resistance mux. Engineers should verify the exact datasheet limits, package drawing, truth table, and control-input levels before layout or replacement work. The manufacturer product page and datasheet should be treated as authoritative for all unreported values. This page combines the verified TI product description, distributor package information, cross-reference results, and practical routing guidance. It does not invent electrical values, pricing, pin assignments, compliance claims, or package dimensions that were not supplied in the verified data.

견적 요청 문의하기
CD4052BE - 4:1 Dual CMOS Analog Multiplexer | Texas Instruments
CD4052BE

CD4052BE - 4:1 Dual CMOS Analog Multiplexer | Texas Instruments

The Texas Instruments CD4052BE is a 20 V dual CMOS analog multiplexer and demultiplexer with two independently addressed 4:1 channels, a typical on-resistance of 240 ohm, and a 16-pin PDIP package. Its address inputs support logic-level conversion, while the wide 3 V to 20 V supply range accommodates both digital and analog signal routing. The CD4052BE belongs to the CMOS 4000-series logic family and is commonly used to route multiple analog signals through shared converters, amplifiers, instrumentation, or control inputs. An analog multiplexer is an analog switch that connects one of several inputs to a common output according to digital control signals. In the CD4052BE, two multiplexer channels operate in parallel, providing simultaneous routing for paired signals. This makes it useful for differential measurements, stereo or balanced signal paths, and systems that need to select two related inputs without using two separate multiplexer packages. Its logic-level conversion feature allows the address inputs to be driven from a supply range different from the analog signal and main supply conditions supported by the device family. Key features include a dual 4:1 configuration, low typical on-resistance, low off leakage current, binary address decoding, and operation across a 20 V maximum supply. The manufacturer describes the CD4052B as supporting wide digital and analog signal levels, with digital operation identified from 3 V to 20 V in the supplied technical summaries. The 16-pin PDIP package supports through-hole PCB assembly and is identified by distributor listings as a 16-PDIP part. The device is designed for analog signal multiplexing rather than high-speed digital switching. Its performance depends on supply voltage, signal amplitude, control timing, and the impedance of the connected circuit. The multiplexed path introduces on-resistance and capacitance, while off-channel leakage can influence high-impedance measurements. Engineers should therefore account for source and load impedance, settling time, control-logic levels, and analog signal range when selecting the device. Typical applications include routing sensor outputs into an analog-to-digital converter, selecting audio or measurement channels, multiplexing instrumentation inputs, and sharing amplifiers or converters across several sources. It is also suitable for educational and prototype boards where a through-hole dual analog multiplexer simplifies wiring. For reliable layouts, keep the analog signal traces short, connect the supply decoupling capacitor close to the device, route address inputs away from sensitive analog paths, and verify that unused channel and control pins are connected according to the manufacturer datasheet. Do not treat the nominal 4:1 topology as a substitute for checking voltage, current, leakage, and timing limits for the specific signal. This page combines the supplied Texas Instruments product information, distributor descriptions, and verified cross-reference material to provide application guidance, procurement context, and design cautions. It does not add unverified electrical values or assume that every similarly named part is pin-compatible.

견적 요청 문의하기
CD4052BF - Dual 4-Channel CMOS Analog Multiplexer | TI
CD4052BF

CD4052BF - Dual 4-Channel CMOS Analog Multiplexer | TI

The Texas Instruments CD4052BF is a dual 4-channel CMOS analog multiplexer or demultiplexer with logic-level conversion, supplied in a 16-CDIP package. The device provides two independently controlled analog switches that can route paired signal paths for multiplexing or demultiplexing applications. Verified search data identifies the part as a CMOS differential 4-channel analog multiplexer/demultiplexer and specifies an operating temperature range of -55 °C to 125 °C. The control inputs use logic-level conversion, allowing digital control signals to operate across compatible supply conditions described by the manufacturer documentation. An analog multiplexer is a digitally controlled switch that connects one of several analog terminals to a common terminal. A demultiplexer reverses this direction by connecting one common signal path to a selected output. The CD4052 family provides two such channels, making it suitable for routing differential signals, paired sensor outputs, sampled analog inputs, and control signals in test equipment. Its CMOS implementation is intended for low-power logic systems and low-voltage analog-signal switching. The verified CD4052BF datasheet search result identifies a 16-CDIP package and a -55 °C to 125 °C temperature range. The family documentation also describes low ON impedance and very low OFF leakage current. These characteristics help preserve signal integrity when the device switches analog nodes. The logic-level conversion feature is useful when the control logic operates from a supply different from the analog-signal supply. The CD4052BF can be used in data acquisition, instrumentation, communications, embedded control, and analog signal-routing systems. It can select one of multiple input channels into a shared signal path, or distribute one signal path among multiple destinations. The differential two-channel arrangement is particularly useful for systems that carry two related signals, such as complementary sensor outputs or paired communication lines. Designers should verify the exact pin functions, control truth table, allowed supply combinations, input and output voltage limits, and switch timing from the manufacturer datasheet before layout. Because the available verified results do not provide complete electrical tables, missing values are explicitly marked in the specification section rather than estimated. Decoupling, control-signal timing, unused-channel termination, and analog signal-range checks remain important implementation considerations. This page combines verified distributor and manufacturer-linked results with structured application guidance and a conservative replacement assessment. Pricing, lifecycle status, electrical limits, and complete pin-level details should be reconfirmed against the current manufacturer documentation before production release.

견적 요청 문의하기
CD4052BM - 20V 4:1 2-Channel Analog Multiplexer | TI
CD4052BM

CD4052BM - 20V 4:1 2-Channel Analog Multiplexer | TI

The Texas Instruments CD4052BM is a 20 V, 4:1, two-channel CMOS analog multiplexer with logic-level conversion, packaged in a 16-pin SOIC. It connects one of four differential analog input pairs to two outputs, allowing shared access to multiple signals while reducing the number of external connections. The verified distributor listing identifies the device as a two-circuit 4:1 analog switch with 240 ohm on-resistance and a 16-pin SOIC package. An analog multiplexer is a switching IC that routes one selected input channel to an output, or distributes one output signal among selectable inputs. In a demultiplexer arrangement, the same primitive can connect one source to one of several destinations. The CD4052BM uses A and B select inputs together with an inhibit input to control the selected channel, while logic-level conversion helps bridge different supply domains. The key verified feature set includes a 20 V maximum supply rating, dual four-channel analog multiplexing, logic-level conversion, 240 ohm on-resistance, and a 16-SOIC package. These characteristics make the device useful for analog signal routing, test and measurement systems, data acquisition, control systems, and embedded signal-conditioning boards. The multiplexer's purpose is not signal amplification; external buffers, protection, or signal conditioning may still be required. The CMOS architecture is suited to low-power control and analog routing systems, but the exact switching speed, leakage current, channel capacitance, input voltage limits, and operating temperature range were not included in the supplied verified data. Those values should be checked in the manufacturer datasheet before final design release, especially when switching high-frequency, high-impedance, or precision signals. The listed 240 ohm on-resistance is a distributor description and should not be treated as a substitute for the complete datasheet electrical tables. Typical implementation places the A, B, and inhibit controls on digital I/O lines and routes sensor, measurement, or communication signals through the selected differential pair. If the source or destination is outside the mux's supported voltage range, protection and level shifting must be added. For battery-powered equipment, verify leakage and quiescent-current behavior, since those specifications are not present in the verified excerpt. A key design consideration is control-state timing during power-up. Select inputs should be held in a defined state before analog signals become active to prevent unintended channel connection. PCB routing should keep mux traces short, provide a solid ground reference, and place any external input and output protection close to the pins. This page combines the verified Texas Instruments product description, distributor specifications, package data, sourcing links, and engineering guidance. It also distinguishes documented values from parameters that require confirmation in the manufacturer datasheet, helping engineers evaluate CD4052BM procurement and design-fit requirements without inventing missing specifications.

견적 요청 문의하기
CD4052BPW - 4:1 Differential Analog Mux 240 Ohm | Texas Instruments (Tape & Reel)
CD4052BPW

CD4052BPW - 4:1 Differential Analog Mux 240 Ohm | Texas Instruments (Tape & Reel)

The Texas Instruments CD4052BPW is a differential 4-channel analog multiplexer/demultiplexer from the CD405xB CMOS logic family, delivered in a 16-pin TSSOP (PW) package rated from -55C to +125C. It integrates two independent 4:1 switch circuits with binary control inputs A and B and an inhibit (INH) input, routing one of four differential channel pairs to a common connection over a wide 3V to 20V supply range. An analog multiplexer is a digitally controlled analog switch that connects one of several input signals to a single output. Within the signal-chain hierarchy, the CD4052B sits in the analog switches and multiplexers category of power and signal management ICs, serving as a fundamental building block between sensors or signal sources and ADCs, filters, or instrumentation amplifiers. Key features include a typical ON resistance of 240 ohms, very low OFF leakage current of approximately 100 uA class static consumption, and built-in logic-level conversion via the VEE pin, which allows CMOS or TTL-level logic inputs to control analog signals spanning the full supply range. Bidirectional signal flow supports both multiplexing and demultiplexing, and the INH input provides a high-impedance state across all channels. The device is fabricated in CMOS technology, delivering low static power consumption and high noise immunity. Analog signal swing extends to the full supply rails, making the part suitable for rail-to-rail signal routing. The TSSOP-16 body is 1.20 mm high with a 0.65 mm lead pitch for high-density surface-mount layouts. The part is RoHS compliant and lead-free. Typical applications include audio signal routing, data acquisition input selection, ADC front-end channel expansion, and test and measurement equipment; it is also used in automotive LIN circuits where its wide supply range is beneficial. Design tip: never exceed the 20V absolute maximum supply, place 100 nF decoupling capacitors close to VDD/VSS, and use the INH pin to implement channel isolation or power-down states.

견적 요청 문의하기
CD4052BPWR - 4:1 Differential Analog Mux 240 Ohm | Texas Instruments
CD4052BPWR

CD4052BPWR - 4:1 Differential Analog Mux 240 Ohm | Texas Instruments

The Texas Instruments CD4052BPWR is a differential 4-channel analog multiplexer/demultiplexer from the CD405xB CMOS logic family, delivered in a 16-pin TSSOP (PW) package rated from -55C to +125C. It integrates two independent 4:1 switch circuits with binary control inputs A and B and an inhibit (INH) input, routing one of four differential channel pairs to a common connection over a wide 3V to 20V supply range. An analog multiplexer is a digitally controlled analog switch that connects one of several input signals to a single output. Within the signal-chain hierarchy, the CD4052B sits in the analog switches and multiplexers category of power and signal management ICs, serving as a fundamental building block between sensors or signal sources and ADCs, filters, or instrumentation amplifiers. Key features include a typical ON resistance of 240 ohms, very low OFF leakage current of approximately 100 uA class static consumption, and built-in logic-level conversion via the VEE pin, which allows CMOS or TTL-level logic inputs to control analog signals spanning the full supply range. Bidirectional signal flow supports both multiplexing and demultiplexing, and the INH input provides a high-impedance state across all channels. The device is fabricated in CMOS technology, delivering low static power consumption and high noise immunity. Analog signal swing extends to the full supply rails, making the part suitable for rail-to-rail signal routing. The TSSOP-16 body is 1.20 mm high with a 0.65 mm lead pitch for high-density surface-mount layouts. The part is RoHS compliant and lead-free. Typical applications include audio signal routing, data acquisition input selection, ADC front-end channel expansion, and test and measurement equipment; it is also used in automotive LIN circuits where its wide supply range is beneficial. Design tip: never exceed the 20V absolute maximum supply, place 100 nF decoupling capacitors close to VDD/VSS, and use the INH pin to implement channel isolation or power-down states.

견적 요청 문의하기
CD4052QPWRQ1 - AEC-Q100 Dual 4:1 Analog Mux | TI
CD4052QPWRQ1

CD4052QPWRQ1 - AEC-Q100 Dual 4:1 Analog Mux | TI

The Texas Instruments CD4052QPWRQ1 (CD4052BQPWRQ1 family) is an AEC-Q100 qualified CMOS differential 4-channel analog multiplexer/demultiplexer with logic-level conversion, supplied in a 16-pin TSSOP (PW) package. It functions as a digitally controlled analog switch that routes one of four differential signal pairs to a common output pair under control of a 2-bit address (A/B) and an active-low inhibit (INH) input. An analog multiplexer/demultiplexer is a bidirectional signal-routing device within the broader hierarchy of CMOS logic and analog switch ICs. Unlike digital-only multiplexers, the CD4052 family passes analog signals across the full supply range, with on-chip level shifting that allows logic inputs referenced to a low-voltage supply (VDD-VEE down to 3V) to control switches spanning up to 20V, making it usable in mixed-rail systems. Key features include a wide 3V to 20V supply range, logic-level conversion via VEE, break-before-make switching, low quiescent current typical of 4000B-series CMOS, and automotive qualification per AEC-Q100. Channel on-resistance is lowest at higher VDD; TI datasheet curves show typ values on the order of 100-300 ohm depending on supply and signal level [DATA_NEEDED: exact Ron typ]. The 4000B CMOS process provides high noise immunity, rail-to-rail analog signal handling, and very low static power consumption, which suits battery-powered and high-voltage industrial signal chains. Typical applications include automotive sensor signal routing, differential data acquisition front ends, audio signal selection, and industrial control multiplexing where a low-cost, high-voltage-tolerant switch is required. Design tip: keep the INH pin tied to a defined logic level (not floating) to avoid channel glitching, and observe the VDD-VEE total limit of 20V. Prices cited as of 2026-08-29.

견적 요청 문의하기
CD4053BE - 20V Triple SPDT Analog Multiplexer | TI
CD4053BE

CD4053BE - 20V Triple SPDT Analog Multiplexer | TI

The Texas Instruments CD4053BE is a 20 V, three-channel 2:1 SPDT analog multiplexer and demultiplexer with logic-level conversion, packaged in a 16-pin PDIP. Each channel can route one of two analog inputs to a common output, making the device useful for signal selection, instrumentation, test systems, and embedded control systems. The verified product description identifies a nominal 240 ohm switch resistance and a -55 °C to +125 °C operating-temperature range. An analog multiplexer is a switching IC that connects one of several physical signal paths to a shared resource. The CD4053BE belongs to the CD4000 CMOS logic family and combines three independent SPDT switch sections with address and enable control inputs. Its logic-level conversion feature helps bridge different voltage domains when the selected signals and control levels are compatible with the device’s published limits. Key verified features include a 20 V supply-related operating designation, three 2:1 switch circuits, 240 ohm on-resistance, 16-pin PDIP construction, and a temperature range from -55 °C to +125 °C. The 2:1 configuration is appropriate for selecting between two sources per channel rather than scanning a larger number of inputs. The DIP package favors breadboards, legacy industrial boards, prototype fixtures, and through-hole assemblies where a surface-mount package would be unsuitable. The CD4053B is specified as a CMOS analog multiplexer with logic-level conversion. Its control interface determines which analog terminal is connected to the common terminal of each section. Designers should account for signal amplitude, supply voltage, control logic levels, switch resistance, leakage, and the dynamic behavior of the connected source and destination circuits. The verified data does not provide complete timing, leakage, capacitance, or current-limit values, so those parameters should be taken from the manufacturer datasheet before final release. Typical applications include selecting between two sensors, routing one of two audio or communications sources, switching measurement channels in test equipment, and implementing sample-selection networks in industrial control systems. The device can reduce the number of external connections when several controlled signals share a downstream amplifier, converter, or controller input. A key design consideration is ensuring that the selected signal remains within the device’s published analog and control limits throughout operation. Avoid using the multiplexer as a power switch unless the relevant current, voltage, and transient requirements have been verified. Also account for off-channel injection and switch resistance when designing precision measurement paths. This page combines the verified Texas Instruments product data, distributor identification, practical application guidance, and a structured comparison framework. It also distinguishes confirmed CD4053BE attributes from parameters that require the complete manufacturer datasheet for engineering sign-off.

견적 요청 문의하기
CD4053BM - 3-Channel 2:1 SPDT Analog Switch | TI
CD4053BM

CD4053BM - 3-Channel 2:1 SPDT Analog Switch | TI

The Texas Instruments CD4053BM is a 20 V, 3-channel, 2:1 SPDT CMOS analog multiplexer and demultiplexer with logic-level conversion, housed in a 16-SOIC package. Each channel independently selects one of two analog terminals through controls A, B, and C, while a common inhibit input can disable the selected paths. Its 240 ohm on-resistance makes it suitable for routing moderate-frequency and low-voltage signals when a compact, low-cost multiplexer is required. What is a CMOS analog multiplexer? A CMOS analog multiplexer is a semiconductor switch that connects one common signal terminal to one of multiple channel terminals according to digital control logic. The CD4053BM is a triple SPDT device: each of its three switches has a common terminal and two selectable terminals, and the inhibit function provides shared control. In the signal-chain hierarchy, it is an analog switch, then a multiplexer or demultiplexer, and ultimately a logic IC with analog signal-routing capability. The verified manufacturer description identifies a 20 V supply, three independent 2:1 channels, and logic-level conversion. The CD4053BM can therefore support both analog multiplexing and demultiplexing functions, including source selection, signal routing, and shared test or measurement paths. The 240 ohm on-resistance listed by DigiKey is useful for impedance-sensitive designs because it can introduce signal attenuation and bandwidth limits when driving high-impedance or capacitive loads. In a typical circuit, the A, B, and C inputs determine which terminal of each SPDT switch connects to its common terminal. The inhibit input provides a common disable mechanism, allowing the circuit to isolate selected paths during test or control sequences. Logic-level conversion is useful when the control signals originate from a supply domain different from the analog signal supply. The device should be selected only when its voltage, current, temperature, and logic thresholds satisfy the actual signal path. Typical uses include sensor selection, instrumentation, analog signal routing, control systems, test equipment, and embedded measurement modules. Because the on-resistance is nonzero, avoid using the CD4053BM as a low-loss precision switch or for high-speed signals without checking bandwidth, charge injection, and capacitive-load behavior. The manufacturer product page is the authoritative source for ordering information, parameters, and support documents. A key design consideration is to account for the analog signal amplitude, supply voltage, control logic levels, and load impedance at the common terminals. Keep routing traces short, provide a stable supply reference, and ensure the control signals remain within the device's specified logic thresholds. The 16-SOIC footprint simplifies assembly in conventional through-hole-compatible surface-mount layouts, but the complete pinout and electrical limits must be checked against the official datasheet. This page combines the verified TI product description, distributor identification of the 16-SOIC package and 240 ohm on-resistance, and practical selection guidance. It does not invent unverified temperature, leakage, bandwidth, pricing, or absolute-maximum values; missing engineering parameters are marked for review in the specifications.

견적 요청 문의하기
CD4054BF 4-Segment CMOS LCD Driver | Harris 16-CDIP
CD4054BF

CD4054BF 4-Segment CMOS LCD Driver | Harris 16-CDIP

The Harris Corporation CD4054BF is a 4-segment CMOS liquid-crystal display driver packaged in a 16-CDIP ceramic DIP. The verified distributor data identifies it as a Liquid Crystal Driver, 4-Segment, CMOS, CDIP16 device. It belongs to the CD4000 CMOS logic family and decodes multiplexed or non-binary display data for four-segment LCD applications. A four-segment CMOS LCD driver is a specialized logic IC that accepts encoded display information and generates the segment-drive outputs required by multiplexed liquid-crystal displays. Within the display-driver hierarchy, it sits between general-purpose CMOS logic and application-specific LCD timing and segment-control circuitry. Its four-segment organization makes it useful for compact numeric, alphanumeric, or segmented indicators where a controller does not directly drive every display electrode. The verified product data specifically identifies the CD4054BF as a Harris Corporation part and describes a 4-segment LCD-driver configuration in a 16-CDIP package. The B suffix and ceramic package terminology indicate a packaged CD4000-series implementation, while the provided distributor listing classifies it under integrated circuits and display drivers. Detailed electrical timing, supply-voltage, output-drive, and temperature limits require the manufacturer datasheet before design release. CD4054BF applications include four-segment multiplexed LCD displays, compact numeric indicators, control-panel displays, embedded instrument panels, and low-power handheld equipment. The LCD-driver role is important because it reduces the amount of display-segment routing and control logic required around a system controller. Its CMOS implementation places it in the broader low-power semiconductor and integrated-circuit ecosystem. The principal design consideration is package and pinout validation. The CD4054BF uses a 16-CDIP package, so a replacement must use the same 16-pin footprint, confirm pin-to-pin signal compatibility, and verify the required supply voltage and display timing. Cross-reference search results identify CD4054BF variants and comparison pages, but they do not establish five verified drop-in replacements with complete package-level engineering data. This page consolidates verified distributor classification, source links, package information, and practical design guidance. Unavailable electrical values are explicitly marked for follow-up rather than inferred, allowing engineers to move from discovery to datasheet confirmation without treating guesses as specifications.

견적 요청 문의하기