EPM3512AQC20810 vs EPM3256AQC208-10N 비교

다음의 상세 나란히 비교: EPM3512AQC20810 제조: Altera 및 EPM3256AQC208-10N 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM3512AQC20810 EPM3256AQC208-10N
브랜드 Altera Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete Obsolete
재고 상태 In Stock In Stock
단가 (USD) $16.80 $4.62
Family MAX 3000A —
Logic Type CPLD (EEPROM-based, non-volatile) —
Macro Cells 512 —
User I/Os 172 —
Logic Array Blocks (LABs) 16 —
Usable Gates (equivalent) 10000 —
패키지 208-pin PQFP (PQ208) —
Speed Grade -10 (tPD = 10 ns) —
Propagation Delay (tPD) 10 ns —
Maximum Internal Frequency 132 MHz —
Core Supply Voltage (VCCINT) 3.3 V —
I/O Supply Voltage (VCCIO) 3.3 V —
In-System Programmability Yes (IEEE 1149.1 JTAG, 3.3 V ISP) —
PCI Compliance PCI Local Bus Specification Revision 2.2 compliant —
Operating Temperature (commercial) 0 °C to +70 °C —
Process Technology 0.30 µm CMOS EEPROM —
Configuration Memory On-chip EEPROM, non-volatile, 100+ cycles, 10+ year retention —
RoHS 상태 [DATA_NEEDED: RoHS status] [DATA_NEEDED: lead-free status - non-RoHS suffix 'N' typically indicates lead-free finish, but datasheet not present in data]
Series — MAX 3000A
Programmable Type — In-System Programmable (EEPROM)
Number of Macrocells — 256
Number of Logic Elements/Blocks — 16 LABs
Usable Gates — 10,000
Number of I/O Pins — 161 (158 user I/O per Arrow listing)
Propagation Delay (tpd) — 10 ns (max)
Maximum Counter Frequency — 227.3 MHz
Supply Voltage - Internal — 3.0 V to 3.6 V (3.3 V typical)
동작 온도 — 0C to +70C (Commercial)
패키지 / 케이스 — 208-BFQFP / 208-PQFP (28x28 mm)
실장 유형 — Surface Mount
ISP Compliance — IEEE Std. 1532
Boundary Scan — IEEE Std. 1149.1 (JTAG)
I/O Tolerance — 5 V tolerant, MultiVolt interface

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청