EPM5032DC-15 vs EPM5032DC-2 비교
다음의 상세 나란히 비교: EPM5032DC-15 제조: Altera 및 EPM5032DC-2 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.
Altera
EPM5032DC-15 - 600-Gate, 32-Macrocell UV PLD | Altera MAX 5000 | DIP-28
EPM5032DC-15 Obsolete
사양 비교
| 파라미터 | EPM5032DC-15 | EPM5032DC-2 |
|---|---|---|
| 브랜드 | Altera | Altera |
| 카테고리 | FPGA & CPLD | FPGA & CPLD |
| 수명 주기 상태 | Obsolete | Obsolete |
| 재고 상태 | In Stock | In Stock |
| 단가 (USD) | $9.95 | $8.75 |
| Family | MAX 5000 | — |
| Device Type | UV-erasable EPLD (PAL-type CMOS) | — |
| Usable Gates | 600 | — |
| Macrocells | 32 | 32 |
| Propagation Delay (tPD) | 15 ns | — |
| Maximum Toggle Frequency (fMAX) | 83.3 MHz | — |
| Supply Voltage (VCC) | 5 V (nominal) | 5 V (single supply, +/-5%) |
| Logic Family | CMOS, TTL-compatible I/O | — |
| Programmable Pins | 16 bidirectional I/O + 4 dedicated input = 20 | — |
| Total Package Pins | 28 | — |
| 패키지 | CERDIP-28 (windowed, through-hole) | 20-pin CDIP (Ceramic DIP) |
| 실장 유형 | Through-Hole (DIP) | Through-Hole (DIP) |
| 동작 온도 | 0C to +70C (commercial) | 0C to +70C (commercial grade) |
| Erasure Method | UV light through ceramic quartz window | — |
| Process Technology | CMOS | — |
| RoHS 상태 | [DATA_NEEDED: RoHS status] | [DATA_NEEDED: RoHS compliance - CDIP package typically pre-RoHS] |
| Lead-Free | unknown | — |
| Product Type | — | CPLD (Complex Programmable Logic Device) |
| Series | — | MAX 5000 |
| Usable Gates (typical) | — | 600 |
| Logic Array Blocks (LABs) | — | 4 |
| Speed Grade | — | -2 (tPD ~25 ns, commercial) |
| Configuration Memory | — | EPROM (one-time programmable per generation; UV-erasable variants exist) |
| Programmable Pins / I/O | — | 20 pins (JEDEC-standard 0.300" ceramic DIP) |
| Programming Interface | — | Altera ByteBlaster / parallel-port JTAG-style ISP |
| Interconnect | — | Programmable Interconnect Array (PIA) with deterministic timing |
| MSL 레벨 | — | Not applicable (through-hole hermetic ceramic) |