EPM5064JC-1 vs EPM5064JI-1 비교

다음의 상세 나란히 비교: EPM5064JC-1 제조: Altera 및 EPM5064JI-1 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM5064JC-1 EPM5064JI-1
브랜드 Altera Intel
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 NRND NRND
재고 상태 In Stock In Stock
단가 (USD) $18.25 $3.40
Family MAX 5000 MAX 5000
Device Type EPLD (Erasable Programmable Logic Device) EPLD (Erasable Programmable Logic Device)
Macro Cells 64 —
Usable Gates 1250 (typical) —
Logic Elements 128 (Logic Array Blocks) [DATA_NEEDED: total logic elements]
Maximum Operating Frequency 33.3 MHz (fCNT) —
Pin-to-Pin Delay (tPD) [DATA_NEEDED: tPD typical/max in ns] —
Supply Voltage (VCC) 5 V nominal (4.75 V – 5.25 V) —
Process Technology 0.8 µm CMOS CMOS, UV-erasable
Programmable Pins 36 (typical I/O, 44-pin PLCC) —
Dedicated Inputs [DATA_NEEDED: dedicated input count] —
패키지 44-pin PLCC (J-lead, windowed ceramic) 68-pin PLCC (windowed ceramic)
실장 유형 Surface Mount (PLCC socket recommended) Surface Mount
동작 온도 0 °C to +70 °C (commercial, -JC suffix) [DATA_NEEDED: commercial vs industrial grade temp range]
Erasure Method UV-erasable through quartz window —
Programming Method Altera Logic Programmer + MasterBlaster/ByteBlasterMV —
JTAG Boundary Scan Not supported (classic MAX architecture) —
RoHS 상태 Non-compliant (windowed ceramic, contains Pb in glass frit) [DATA_NEEDED: not stated in provided data]
Military/Avionics SMD 5962-01-417-3750 (QML variant: EPM5064JM/883) —
Macrocells — 64
User I/O Pins — [DATA_NEEDED: user I/O count from datasheet]
Propagation Delay (tPD) — [DATA_NEEDED: combinational tPD from datasheet]
공급 전압 — 5 V
Speed Grade — JI-1 (commercial, -10/-12/-15 family)
Programmability — UV-erasable (windowed package)
Data Retention — 25 years (per MAX 5000 datasheet)

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청