EPM7160SQC160-10 vs EPM7160SQC160-6 비교

다음의 상세 나란히 비교: EPM7160SQC160-10 제조: Altera 및 EPM7160SQC160-6 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM7160SQC160-10 EPM7160SQC160-6
브랜드 Altera Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete Obsolete
재고 상태 In Stock In Stock
단가 (USD) $12.20 $5.45
Family MAX 7000S —
Macro Cells 160 —
Logic Elements / Gates 3,200 usable gates —
User I/Os 104 —
Logic Array Blocks (LABs) 10 —
Maximum Operating Frequency 100 MHz —
Pin-to-Pin Propagation Delay (tPD) 10 ns —
Supply Voltage (VCCINT) 5.0 V 4.75 V to 5.25 V (nominal 5 V)
I/O Voltage Tolerance 5.0 V —
Programming Technology EEPROM, in-system programmable —
JTAG Support IEEE 1149.1 (boundary-scan + ISP) —
패키지 PQFP-160 (SQC160) 160-pin PQFP (Plastic Quad Flat Pack), 28x28 mm body
동작 온도 0 C to +70 C (commercial) 0 C to 70 C (commercial)
Logic Family CMOS CMOS, TTL-compatible I/O
실장 유형 Surface Mount Surface Mount
Process Technology CMOS, EEPROM-based —
RoHS 상태 unknown —
Lead-Free unknown —
Series — MAX 7000S
Product Type — CPLD (Complex Programmable Logic Device)
Programmable Type — In System Programmable (ISP), EEPROM-based
Number of Macrocells — 160
Number of Logic Elements/Blocks — 10 LABs (Logic Array Blocks)
Number of Usable Gates — 3,200
Number of I/O Pins — 104
Propagation Delay (tpd) — 6 ns (max, pin-to-pin)
Maximum Internal Frequency — 167 MHz
Program/Erase Endurance — 100 cycles (EEPROM)
JTAG / Boundary Scan — IEEE Std 1149.1 compliant
Dedicated Input Pins — 4 (GCLK1, GCLRn, OE1, OE2/GCLK2)

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청