INA186A3IDCKR - 40V Bidirectional Current Sense Amp | TI
부품 번호: INA186A3IDCKR ✓ 활성| 수량 | 단가 | 합계 |
|---|---|---|
| 1 | $1.3 | $1.30 |
| 10 | $1.12 | $11.20 |
| 100 | $0.96 | $96.00 |
| 500 | $0.82 | $410.00 |
| 1,000 | $0.71 | $710.00 |
| 3,000 | $0.6 | $1,800.00 |
INA186A3IDCKR 개요
A current-sense amplifier (CSA, also called a current-shunt monitor) is an analog IC that measures the small differential voltage developed across a shunt resistor in series with a load, and converts it to a ground-referenced output voltage proportional to load current. CSAs sit in the signal-chain hierarchy: shunt resistor -> current-sense amplifier -> ADC / MCU / comparator, and they are essential building blocks in the power-management sub-system for accurate telemetry and protection.
Key features include a low offset voltage enabled by the zero-drift chopper architecture, picoamp-level input bias current that supports large shunt values for microamp measurements, a low quiescent current (typically tens of microamps) suitable for always-on battery monitoring, an integrated ENABLE pin for power gating, and rail-to-rail output swing for full-scale ADC input utilization. The A3 fixed gain of 100 V/V provides 20 mV/V sensitivity.
The architecture combines a precision chopper-stabilized input stage with an internal gain-setting resistor network, eliminating the external gain resistors required by discrete difference-amplifier implementations. The high common-mode rejection and picoamp bias allow designers to use larger sense resistors for better signal-to-noise without measurable loading error.
Typical applications include battery-cell monitoring in battery management systems (BMS), USB-C current advertisement and overcurrent protection, motor-phase current sensing in BLDC drivers, solar MPPT input-current telemetry, and precision 24 V industrial-sensor rails.
Design tip: pick the A1/A2/A3/A4/A5 gain variant by matching your full-scale shunt voltage to the ADC input range; keep the shunt Kelvin-connected to the IN+/IN- pins and use a 4-wire layout to preserve CMRR at high dV/dt.
This page consolidates authorized-distributor pricing for the INA186A3IDCKR, true drop-in alternatives in the same SC-70-6 footprint, and PCB design guidance that goes beyond the manufacturer datasheet.
드롭인 대체품: INA186A3IDCKR — 동일 패키지, 핀 호환. PCB 재작업이 필요한 다른 패키지 부품은 제외됩니다.
빠른 비교 도구 — 나란히 비교할 대체 부품을 선택하십시오:
INA186A3IDCKT
✅ 드롭인📋 참조 대체품 (카탈로그에 없음)
INA181A3IDCKR
✅ 드롭인📋 참조 대체품 (카탈로그에 없음)
INA180A3IDCKR
✅ 드롭인📋 참조 대체품 (카탈로그에 없음)
MAX40080AUD+
✅ 드롭인📋 참조 대체품 (카탈로그에 없음)
INA186A3IDCKR 최대 정격 & 전기적 특성
| Product Type | Current-Sense Amplifier (Current-Shunt Monitor) |
| 기능 | Bidirectional, zero-drift, low-power CSA with ENABLE |
| Gain (A3 variant) | 100 V/V |
| Common-Mode Input Range | -0.2 V to +40 V |
| Supply Voltage Range | 1.7 V to 5.5 V |
| Input Bias Current | picoamp-level (per TI datasheet feature) |
| 출력 유형 | Rail-to-Rail voltage output |
| 인에이블 핀 | Yes (active-high) |
| 동작 온도 범위 | -40C to +125C |
| 패키지 | SC-70-6 (DCK) |
| 실장 유형 | Surface Mount |
| 핀 수 | 6 |
| RoHS 상태 | Compliant |
| Bidirectional Sensing | Yes |
| Zero-Drift Architecture | Yes (chopper-stabilized) |
INA186A3IDCKR 핀 구성
| 핀 1 | IN+ — Non-inverting differential input (connect to shunt high side) |
| 핀 2 | IN- — Inverting differential input (connect to shunt low side) |
| 핀 3 | GND — Device ground reference |
| 핀 4 | EN — Enable input (active-high); tie high to enable, low to disable |
| 핀 5 | OUT — Rail-to-rail amplified output voltage proportional to VSENSE |
| 핀 6 | V+ — Positive supply voltage (1.7 V to 5.5 V) |
일반적인 애플리케이션
INA186A3IDCKR 적합 용도: 6 애플리케이션s: Battery Management System (BMS) Current Telemetry, USB-C VBUS Current Advertisement and Overcurrent Protection, BLDC Motor Phase Current Sensing, Solar MPPT Input-Current Telemetry, 24V Industrial Sensor Rail Current Monitoring, Precision Bench Test & Measurement Equipment.
Battery Management System (BMS) Current Telemetry
The INA186A3IDCKR is a strong fit for BMS current telemetry because its -0.2 V to +40 V common-mode range supports direct high-side sensing across 4S-10S battery packs while the supply runs from a low-voltage 3.3 V rail. The A3 gain of 100 V/V lets a 10 mV shunt voltage map to a 1 V full-scale ADC input, and the picoamp-level input bias means the sense resistor can be increased to 10-100 mOhm without loading error. Per the TI INA186 datasheet, the chopper-stabilized zero-drift architecture holds offset drift below 0.1 uV/C for accurate state-of-charge calculations across the full -40C to +125C operating range.
추천
USB-C VBUS Current Advertisement and Overcurrent Protection
USB-C power-delivery designs use the INA186A3IDCKR for VBUS current advertisement because the A3 100 V/V gain maps a 5 mV shunt to 500 mV, well within the 0-1.5 V PD advertisement window. The 40 V common-mode range tolerates the 20 V PD profile directly without external protection, and the ENABLE pin lets the MCU gate the CSA during attach/detach transitions to save microamp-level quiescent current. Per TI's INA186 datasheet, the rail-to-rail output drives a low-power MCU ADC with full-scale utilization, improving PDOCP trip-point accuracy.
추천
BLDC Motor Phase Current Sensing
BLDC motor drives benefit from the INA186A3IDCKR because the -0.2 V to +40 V common-mode range handles the high dV/dt of PWM-switched phase voltages without level shifting. The zero-drift chopper stage keeps current-loop offset low enough for accurate FOC torque estimation, and the SC-70-6 footprint fits compact 3-phase inverter modules. Per the TI INA186 datasheet, designers place one INA186 per phase with a low-side shunt; the A3 100 V/V gain combined with a 5 mOhm shunt yields a 0.5 V/A scale for sub-amp precision control.
추천
Solar MPPT Input-Current Telemetry
Solar MPPT controllers use the INA186A3IDCKR on the high-side input current path because the 40 V CMVR covers 12-24 V panel strings and the zero-drift architecture preserves accuracy in outdoor temperature swings. The picoamp-level input bias keeps ground leakage negligible in high-impedance PV arrays, and the ENABLE pin duty-cycles the CSA during sleep modes for nighttime standby. Per the TI INA186 datasheet, the rail-to-rail output drives a 12-bit ADC for perturb-and-observe MPPT loops, where the A3 100 V/V gain yields 0.5 V/A on a 5 mOhm shunt for sub-percent tracking efficiency.
추천
24V Industrial Sensor Rail Current Monitoring
Industrial 24 V sensor rails deploy the INA186A3IDCKR for fault detection because the 40 V CMVR tolerates transients on the 24 V bus and the SC-70-6 footprint fits inside sensor housings. The ENABLE pin lets the PLC duty-cycle the CSA to reduce average Iq in always-on field installations, and the A3 100 V/V gain pairs with a 50 mOhm shunt for full-scale 4 A monitoring per TI's INA186 datasheet guidance. Chopper-stabilized offset drift below 0.1 uV/C keeps fault-trip thresholds stable across -40C to +85C factory floors.
추천
Precision Bench Test & Measurement Equipment
Bench DMMs and source-measure units benefit from the INA186A3IDCKR because the zero-drift chopper stage delivers sub-microvolt offset drift, and the picoamp-level bias current supports shunts in the 100 kOhm range for microamp-range measurements. The rail-to-rail output maximizes dynamic range when paired with a 24-bit sigma-delta ADC, and the -0.2 V to +40 V common-mode range covers bench supplies from mV to 30 V. Per TI's INA186 datasheet, designers use the A3 100 V/V gain for medium-range current shunts and A4/A5 variants for sub-microamp measurements.
추천
추천 제품 요약
엔지니어링 참조 데이터: INA186A3IDCKR — 비교, 설계 지침 및 규정 준수 정보.
선택 가이드
대체품과의 비교
| 파라미터 | 이 제품 | INA186A3IDCKT | INA181A3IDCKR | INA180A3IDCKR | MAX40080AUD+ |
|---|---|---|---|---|---|
| Brand | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments | Analog Devices |
| Package | SC-70-6 (DCK) | SC-70-6 (DCK) - same | SC-70-6 (DCK) - same | SC-70-6 (DCK) - same | SC-70-6 (DCK-equivalent) - same |
| Gain | 100 V/V (A3) | 100 V/V (A3) | 100 V/V (A3) | 100 V/V (A3) | 100 V/V (verify variant) |
| Zero-Drift Chopper | Yes | Yes | No | No | Yes |
| ENABLE Pin | Yes (active-high) | Yes (active-high) | No | No | Yes |
주요 차별점
- Zero-drift chopper with picoamp input bias (vs INA181A3IDCKR)
- 40 V common-mode range with ENABLE pin (vs INA180A3IDCKR)
- Bidirectional current sensing in SC-70-6 (vs MAX40080AUD+)
설계 노트
Route IN+ and IN- as a true differential pair with Kelvin connections directly to the sense-resistor pads. Per the TI INA186 datasheet's Layout Guidelines section, asymmetric trace resistance or unbalanced input capacitance degrades CMRR at high dV/dt and shows up as offset error during PWM edges; use a 4-wire sense layout when the shunt is more than a few millimeters from the IC pins.
Do not float the ENABLE pin on the INA186A3IDCKR. Per TI's INA186 datasheet, an un-driven EN pin can drift into the indeterminate band, leaving the output in an undefined state. Either tie EN directly to V+ through a 100 kOhm pull-up, or drive it actively from a GPIO; the pin has an internal pull-down, but external biasing is recommended for noisy environments.
Estimated: at VSENSE = 50 mV (full-scale for A3 = 5 V supply), the INA186A3IDCKR output delivers 5.0 V with typical Iq in the tens of microamps; however, when EN is high the device still draws Iq, so for sub-uA sleep budgets gate V+ via a low-leakage load switch rather than relying on EN alone. Add a 0.1 uF X7R bypass capacitor within 2 mm of the V+ pin to suppress chopper-injection current spikes.
The SC-70-6 (DCK) package has a theta_JA around 200-250 C/W on a standard 2-layer JEDEC board, but the INA186A3IDCKR dissipates only milliwatts (Vs x Iq) so thermal rise is negligible in normal operation. In high-ambient (>85C) sealed enclosures, derate by ensuring the surrounding copper pour does not thermally isolate the part; a small connected ground pour reduces junction temperature by 10-20C per TI application notes.
규정 준수 정보
RoHS compliant per TI product page. AEC-Q100 automotive qualification is not explicitly listed for the standard INA186A3IDCKR; check the INA186-Q1 suffix variants for automotive designs. Halogen-free status not explicitly stated in the verified data.
