Si5368 - Sub-1ps Jitter Clock Multiplier | Skyworks
부품 번호: Si5368 ✓ 활성| 수량 | 단가 | 합계 |
|---|---|---|
| 1 | $58.2 | $58.20 |
| 10 | $53.1 | $531.00 |
| 100 | $47.45 | $4,745.00 |
| 500 | $43.8 | $21,900.00 |
| 1,000 | $40.15 | $40,150.00 |
Si5368 개요
A precision clock multiplier/jitter attenuator is a timing IC that takes a noisy or offset-frequency reference clock and synthesizes a new, ultra-clean output clock at virtually any required frequency. Within the system hierarchy, it sits under clock generation and distribution ICs, part of the broader clock and timing category of semiconductors that also includes oscillators, buffers, and frequency translators. Unlike simple PLL multipliers, jitter cleaners use a two-stage architecture with an internal VCXO-style loop to strip reference noise.
Key features include any-frequency synthesis from 2 kHz to 945 MHz (select outputs to 1.4 GHz), support for LVPECL, LVDS, CML, and CMOS signal formats on five independent outputs, and holdover and freerun operating modes for reference loss conditions. Four selectable input clocks enable automatic reference switchover in redundant-timing systems.
Technically, the Si5368 is built on Silicon Laboratories' third-generation DSPLL technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL that eliminates the need for an external VCXO and loop filter components. This integration reduces board area, BOM cost, and loop-filter tuning effort compared to discrete PLL plus VCXO designs.
Typical applications include line-card and optical-transport clock recovery and cleanup for SONET/SDH rates, 10G/40G/100G Ethernet and OTN retiming subsystems, and test-and-measurement instrumentation requiring sub-picosecond clock purity.
When designing with the Si5368, follow the manufacturer datasheet recommendations for power-supply filtering of the analog PLL supplies and use a clean reference; jitter attenuation degrades if the loop bandwidth is misconfigured relative to input jitter.
This page synthesizes distributor availability, drop-in family alternatives, comparison data, and practical design notes not found in the manufacturer datasheet alone.
드롭인 대체품: Si5368 — 동일 패키지, 핀 호환. PCB 재작업이 필요한 다른 패키지 부품은 제외됩니다.
이 시리즈의 변형
다음과 드롭인 호환되는 동일 시리즈 모델: Si5368 (동일 폼 팩터 및 풋프린트) — 차이점: Core Technology, External Loop Filter Required, External VCXO Required, Input Clock Frequency Range, Jitter Attenuation.
빠른 비교 도구 — 나란히 비교할 대체 부품을 선택하십시오:
SI5368A-C-GQ
✅ 드롭인📋 참조 대체품 (카탈로그에 없음)
Si5368C
✅ 드롭인📋 참조 대체품 (카탈로그에 없음)
Si5368
✅ 드롭인✓ 재고 있음
$40.15 / 개
데이터시트 보기 →Si5368 사양
| 기능 | Jitter-attenuating precision clock multiplier |
| Input Clock Frequency Range | 2 kHz to 710 MHz |
| Number of Clock Inputs | 4 |
| Output Clock Frequency Range | 2 kHz to 945 MHz (select frequencies to 1.4 GHz) |
| Number of Clock Outputs | 5 |
| RMS Jitter Performance | Sub 1 ps rms |
| Output Signal Formats | LVPECL, LVDS, CML, CMOS |
| Core Technology | Third-generation DSPLL |
| External VCXO Required | No (integrated) |
| External Loop Filter Required | No (integrated) |
| Operating Modes | Locked, holdover, freerun |
| Configuration Interface | Pin-controlled (GQ variant) |
| Maximum Output Frequency | 1.42 GHz |
| 패키지 | 100-TQFP |
| 실장 유형 | Surface Mount |
Si5368 100-tqfp 핀 구성 가이드
Si5368(100-tqfp 패키지)의 핀 구성입니다. 핀 번호, 기능, 연결 다이어그램은 제조사 데이터시트에 정의되어 있습니다. 정확한 풋프린트와 솔더링 지침은 해당 문서를 참조하십시오.
다음에 대한 상세 핀아웃 데이터 없음: Si5368.
다음을 참조하십시오: 데이터시트 전체 핀 구성은 다음을 참조하십시오.
일반적인 애플리케이션
Si5368 적합 용도: 6 애플리케이션s: Optical Transport / SONET-SDH Clock Cleanup, 10G/40G/100G Ethernet Reference Clock Generation, Test and Measurement Instrumentation, Wireless Base Station Timing, FPGA and ASIC Clock Trees, Broadcast Video Reference Generation.
Optical Transport / SONET-SDH Clock Cleanup
Optical transport and SONET/SDH line cards must recover and regenerate timing that complies with strict network synchronization masks. The Si5368 fits this role because its sub 1 ps rms jitter and 2 kHz to 710 MHz input range cover standard line rates and reference frequencies such as 19.44 MHz and 155.52 MHz, while outputs to 945 MHz (select frequencies to 1.4 GHz) drive SERDES and framer references directly. Placed between the recovered reference and the line-card PHY clocks, the DSPLL core attenuates accumulated network jitter without an external VCXO or loop filter, cutting BOM cost. Holdover mode keeps outputs valid during reference loss, and four selectable inputs support 1+1 reference redundancy - a carrier-grade requirement. Designers should match the loop bandwidth to the applicable jitter transfer mask.
추천
10G/40G/100G Ethernet Reference Clock Generation
High-speed Ethernet PHYs, MACs, and FPGA transceivers demand references such as 156.25 MHz, 322.26 MHz, and 644.53 MHz with very low integrated phase jitter, since excess jitter closes the eye margin of 10G+ serial links. The Si5368 addresses this directly: any-frequency synthesis produces each of these rates from a common low-cost crystal or system reference, and the sub 1 ps rms output jitter preserves transceiver bit-error-rate budgets. LVPECL, LVDS, CML, and CMOS output formats let one device feed mixed-load clock trees without translators. In the signal chain the Si5368 typically sits downstream of a switch or backplane reference and upstream of SERDES reference pins; its integrated DSPLL removes the discrete loop-filter tuning step, shortening board bring-up. Verify output format termination per datasheet recommendations.
추천
Test and Measurement Instrumentation
Precision instruments - bit-error-rate testers, oscilloscope time bases, and spectrum analyzers - require reference clocks whose phase noise does not become the dominant error source in the measurement. The Si5368 is suited because it synthesizes arbitrary measurement rates from 2 kHz to 945 MHz (select to 1.4 GHz) with sub 1 ps rms jitter, and its any-frequency capability lets one design cover multiple instrument models with firmware- or pin-selected frequency plans. Five independent outputs allow simultaneous clocking of ADCs, FPGAs, and DACs from one clean source, improving inter-channel timing correlation. Freerun and holdover modes maintain a stable time base when the house reference is disconnected. Engineers should provide low-noise analog supply filtering, since residual supply noise appears as spurs in the output phase-noise plot.
추천
Wireless Base Station Timing
Wireless infrastructure cards need clean synthesized clocks for data converters and framer logic derived from network timing references. The Si5368 fits because its 2 kHz to 710 MHz input acceptance covers common基站 references (10 MHz, 19.2 MHz, 19.44 MHz), and DSPLL-based jitter attenuation down to sub 1 ps rms protects ADC/DAC aperture jitter budgets that determine radio receiver noise floor. Any-frequency synthesis generates converter clocks such as 245.76 MHz directly from the network reference without fractional-N spurs from discrete PLL chips. Holdover operation bridges GPS or backhaul reference outages, an operational requirement at cell sites. The elimination of the external VCXO and loop filter reduces board area in dense radio units. Place the device near the converters and filter its supplies carefully.
추천
FPGA and ASIC Clock Trees
Large FPGAs and ASICs often need several related but different-frequency clocks (fabric, transceiver reference, memory interface) generated from one source with tight skew and jitter correlation. The Si5368 serves this need with five independent, synchronous outputs from 2 kHz to 945 MHz and select rates to 1.4 GHz, all derived from a common DSPLL core, so inter-output correlation is inherently better than chaining multiple standalone oscillators. Its LVDS outputs connect directly to FPGA transceiver reference pins meeting SERDES jitter masks, while CMOS outputs drive slower fabric clocks without extra level shifting. Because the device accepts inputs from 2 kHz to 710 MHz, a single board crystal plus the Si5368 replaces multiple fixed-frequency oscillators, easing BOM consolidation. Route LVDS pairs differentially and length-match within the pair.
추천
Broadcast Video Reference Generation
Broadcast facilities synchronize cameras, switchers, and converters to house reference signals, and any device drifting or adding jitter produces visible artifacts. The Si5368 can synthesize video-related pixel and serial rates (for example 74.25 MHz and 148.5 MHz classes) within its 2 kHz to 945 MHz output range from a house sync input within the 2 kHz to 710 MHz input range, with sub 1 ps rms jitter ensuring low timing jitter at the serial outputs. Multiple synchronous outputs let one chip clock several converter boards from a single reference, maintaining inter-board alignment. The four selectable inputs enable automatic failover between primary and backup house references, and holdover keeps outputs running during facility reference maintenance. Designers should select loop bandwidth wide enough to track reference wander within broadcast masks.
추천
추천 제품 요약
엔지니어링 참조 데이터: Si5368 — 비교, 설계 지침 및 규정 준수 정보.
선택 가이드
대체품과의 비교
| 파라미터 | 이 제품 | SI5368A-C-GQ | Si5368C | Si5368 (family variant) |
|---|---|---|---|---|
| Package | 100-TQFP | 100-TQFP - same | 100-TQFP - same | 100-TQFP - same |
| Brand | Skyworks Solutions (formerly Silicon Labs timing line) | Skyworks Solutions | Skyworks Solutions | Skyworks Solutions |
| Input Frequency Range | 2 kHz to 710 MHz (4 inputs) | 2 kHz to 710 MHz (4 inputs) | 2 kHz to 710 MHz (4 inputs) | 2 kHz to 710 MHz (4 inputs) |
| RMS Jitter | Sub 1 ps rms | Sub 1 ps rms | General-purpose tier (higher than A grade) | Sub 1 ps rms class |
| Core Technology | 3rd-generation DSPLL (no external VCXO/loop filter) | 3rd-generation DSPLL | 3rd-generation DSPLL | 3rd-generation DSPLL |
| Configuration | Pin-controlled | Pin-controlled | Pin-controlled | Pin-controlled |
| Operating Modes | Locked, holdover, freerun | Locked, holdover, freerun | Locked, holdover, freerun | Locked, holdover, freerun |
주요 차별점
- Sub 1 ps rms jitter with full multiplication (vs Si5368C)
- Integrated DSPLL eliminates external VCXO and loop filter (vs Discrete PLL + VCXO designs)
- Four selectable inputs with holdover/freerun (vs Si5317)
설계 노트
Filter the analog PLL and DSPLL core supplies separately from the digital/output-driver supplies. Use ferrite beads plus bulk 10 uF and local 0.1 uF decoupling on each supply pin group, and keep the analog supply sourced from a low-noise LDO or well-filtered rail. Supply-borne noise appears directly as deterministic jitter and spurs at the outputs, degrading the sub 1 ps rms jitter figure the device was selected for. Follow the supply sequencing and decoupling guidance in the Si5368 datasheet and the Si53xx family reference manual.
Route the five outputs with signal-format-appropriate termination: 50-ohm to VTT for LVPECL/CML single-ended segments or 100-ohm differential for LVDS pairs, keeping stubs under a few millimeters. Maintain a solid, unbroken ground plane under all clock traces and keep clock routing away from switching regulator nodes and data buses. Place the 100-TQFP so input references enter on one side and outputs exit on the other to minimize reference-to-output coupling that can degrade jitter transfer.
Select the loop bandwidth appropriate to your reference: too wide passes input jitter through to the outputs, defeating attenuation; too narrow lengthens lock time and worsens tracking of reference wander. Also confirm your exact input/output frequency pair is in the datasheet frequency-plan tables before committing the pin-controlled configuration - some ratios fall outside supported combinations. Finally, validate holdover accuracy against your system drift budget during reference-loss testing rather than assuming the freerun stability figure applies.
규정 준수 정보
Compliance data not present in the verified web data provided. Confirm RoHS/REACH status on the Skyworks product page or via XAIPART sales before procurement.