EP1SGX25CF672C7 vs EP1SGX25DF67216 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP1SGX25CF672C7 disebabkan oleh Altera dan EP1SGX25DF67216 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP1SGX25CF672C7 EP1SGX25DF67216
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family Stratix® GX Stratix GX
Logic Elements / Cells 25,660 —
Logic Array Blocks (LABs) 2,566 —
Total RAM Bits 1,944,576 1,944,576
Maximum User I/O 455 —
Number of I/Os 455 —
Core Supply Voltage 1.5 V 1.5 V
Process Technology 130 nm CMOS —
Suhu Operasi 0 °C to 85 °C (commercial, C-grade) Industrial, -40C to +100C (I-suffix family)
Jenis Pemasangan Surface Mount Surface Mount (BGA)
Kemasan 672-ball FC-FBGA, 33 × 33 mm, 1.0 mm pitch 672-ball FineLine BGA (DF672)
Status RoHS RoHS non-compliant (variant as listed); Pb-free / RoHS versions use "N" suffix Lead-free / RoHS compliant (per Altera product family documentation)
Configuration Method Passive Serial / Fast Passive Parallel / JTAG —
Device Series Stratix GX (SGX) —
Lead-Free / Pb-Free Lead-free package, RoHS status varies by suffix —
Logic Elements — 25,660
Embedded Multipliers (18x18) — [DATA_NEEDED: 18x18 multiplier count]
Number of PLLs — 4
Number of Transceiver Channels — 8 (4 in each of 2 banks)
Max Transceiver Data Rate — 3.1875 Gbps per channel
Min Transceiver Data Rate — 500 Mbps
Auxiliary Supply Voltage — 3.3 V
I/O Supply Voltage — 1.5 V / 1.8 V / 2.5 V / 3.3 V (per bank)
Maximum User I/O Pins — [DATA_NEEDED: user I/O count for DF672 package]
On-Die Termination — Yes, 100-ohm differential
Pre-emphasis / Equalization — Programmable (transmitter pre-emphasis; receiver adaptive equalization)
Configuration Schemes — Passive serial, fast passive parallel, JTAG, Altera enhanced configuration

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga