EP20K400CF672C-8 vs EP20K400CF672C7ES Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP20K400CF672C-8 disebabkan oleh Altera dan EP20K400CF672C7ES disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP20K400CF672C-8 EP20K400CF672C7ES
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family APEX 20K APEX 20KC
Logic Elements 16,640 —
Typical Gates 400,000 —
Macros 1,664 —
Maximum User I/O 488 488
Number of I/O Banks [DATA_NEEDED: number of I/O banks] —
Package Type PBGA-672 (FineLine BGA, 27 x 27 mm, 1.0 mm pitch) 672-ball FineLine BGA
Core Voltage (VCCINT) 1.8 V nominal (1.71 V to 1.89 V) —
I/O Voltage (VCCIO) [DATA_NEEDED: VCCIO options] —
Pin-to-Pin Delay (tPD) 1.78 ns (speed grade -8) —
Speed Grade -8 C7 (commercial, -7)
Temperature Grade (C) Commercial, 0 °C to 85 °C —
Process Technology 0.15 µm all-layer copper CMOS 0.18 um CMOS
Embedded Memory Type ESB (RAM / ROM / CAM) —
Configuration Interface JTAG (IEEE 1149.1), Passive Serial, Passive Parallel —
JTAG Support Yes (IEEE 1149.1 boundary-scan) —
Jenis Pemasangan Surface Mount (BGA) Surface Mount
Status RoHS [DATA_NEEDED: RoHS compliance] [DATA_NEEDED: RoHS compliance]
Aras MSL [DATA_NEEDED: MSL level] —
Series — EP20K400
Device Type — Loadable PLD / FPGA
Logic Elements (Cells) — 16,640
System Gates — 400,000
Embedded Memory (Bits) — 212,992
Total RAM Bits — 212,992
I/O Lines — 484
Input Lines — 488
Number of PLLs — 4
Maximum Internal Clock Frequency — 375.94 MHz
Propagation Delay — 1.4 ns
Core Voltage — 1.8 V
MultiVolt I/O — 1.5 V / 1.8 V / 2.5 V / 3.3 V
Suhu Operasi — 0C to +85C (commercial)
Package Code — FC-FBGA-B672
Ball Pitch — 1.000 mm

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga