EP2S60F484C3 vs EP2S60F484I4 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP2S60F484C3 disebabkan oleh Altera dan EP2S60F484I4 disebabkan oleh Intel. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP2S60F484C3 EP2S60F484I4
Merek Altera Intel
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Series Stratix II Stratix II
Manufacturer Altera (now Intel FPGA) Intel (formerly Altera)
Logic Elements 60,440 —
Adaptive Logic Modules (ALMs) 24,176 —
LABs/CLBs 3,022 —
Total RAM Bits 2,544,192 —
User I/O Count 334 —
Kemasan 484-BBGA, FCBGA (FBGA-484) 484-ball FBGA (F484)
Package Size 23 x 23 mm, 1.0 mm pitch —
Core Voltage 1.2 V 1.2 V
Process Technology 90 nm CMOS 90 nm CMOS
Speed Grade C3 I4 (industrial, fastest speed bin for Stratix II F484)
Suhu Operasi 0C to +85C (commercial) —
Number of PLLs 12 (Stratix II typical) —
Jenis Pemasangan Surface Mount Surface Mount
Status RoHS [DATA_NEEDED: RoHS status] —
Total Multipliers 12 (9-bit embedded multiplier blocks) —
Family — Stratix II FPGA
Logic Elements (LE) — 60,440
Adaptive Logic Modules (ALM) — [DATA_NEEDED: ALM count]
Embedded Memory Bits — 2,544,192 bits (~317 KB)
Total RAM Blocks — [DATA_NEEDED: total RAM blocks]
User I/O Pins — 334
User I/O Banks — [DATA_NEEDED: I/O bank count]
High-Speed Transceivers — 12 channels
Transceiver Data Rate — [DATA_NEEDED: max Gbps]
PLLs — 4
DSP Blocks — [DATA_NEEDED: DSP block count]
Gambaran Suhu Operasi — -40 °C to +100 °C (Industrial, I4)
Ball Pitch — [DATA_NEEDED: ball pitch in mm]
Lead-Free / RoHS — Contains Lead; RoHS Non-Compliant (per distributor data)
Configuration Method — SRAM-based, loaded via Quartus II bitstream
Aras MSL — [DATA_NEEDED: MSL rating]

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga