EPM3512AQC208-10 vs EPM3512AQ208-10N Pengandingan
Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM3512AQC208-10 disebabkan oleh Altera dan EPM3512AQ208-10N disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.
Pengandingan Spesifikasi
| Parametr | EPM3512AQC208-10 | EPM3512AQ208-10N |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Aktif |
| Family | MAX 3000A | MAX 3000A |
| Usable Gates | 10,000 | 10,000 |
| Macrocells | 512 | 512 |
| Logic Array Blocks (LABs) | 32 | 32 |
| User I/Os | 208 | 172 |
| Propagation Delay (tPD) | 7.5 ns | — |
| Maximum Frequency (fCNT) | 116.3 MHz | 227.3 MHz |
| Supply Voltage (VCCINT) | 3.3 V | — |
| Configuration Memory | EEPROM (non-volatile) | — |
| In-System Programmability | Yes (IEEE Std. 1532) | — |
| JTAG Boundary Scan | Yes (IEEE 1149.1) | — |
| PCI Compliance | PCI Local Bus Spec Rev. 2.2 (-10 speed grade) | — |
| Kemasan | 208-pin PQFP | 208-pin PQFP |
| Suhu Operasi | 0C to +70 C (commercial) | — |
| Status RoHS | [DATA_NEEDED: RoHS status not in verified data] | unknown |
| Device Type | — | CPLD (Complex Programmable Logic Device) |
| Speed Grade | — | -10 (10 ns pin-to-pin delay) |
| Pin-to-Pin Delay (tPD) | — | 4.5 ns (typical) |
| Core Supply Voltage (VCCINT) | — | 3.3 V |
| I/O Supply Voltage (VCCIO) | — | 2.5 V, 3.3 V, or 5.0 V |
| Process Technology | — | CMOS EEPROM |
| Programming Interface | — | IEEE Std. 1532 (JTAG) ISP |
| Operating Temperature (Industrial) | — | -40 C to +85 C |
| Jenis Pemasangan | — | Surface Mount |