EPM3512AQI208-10N vs EPM3512AFC256-10N Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM3512AQI208-10N disebabkan oleh Intel dan EPM3512AFC256-10N disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM3512AQI208-10N EPM3512AFC256-10N
Merek Intel Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) —
Logic Family CMOS EEPROM-based —
Macro Cells 512 —
Logic Array Blocks (LABs) 12 [DATA_NEEDED: number of LABs]
User I/Os 172 (max), 208-pin package —
Propagation Delay (tPD) 10 ns —
Tegangan Pemberi Arus 3.3 V —
I/O Standards MultiVolt (2.5 V / 3.3 V / 5 V tolerant) —
Package Type PQFP-208 (FINE LINE BGA-style 256-pin land) —
Pins 256 (package), 208 used —
Suhu Operasi 0C to 70C —
Jenis Pemasangan Surface Mount Surface Mount (BGA)
Programming Interface JTAG (IEEE 1149.1) / ISP (IEEE 1532) —
Compliance RoHS status unknown from data —
Boundary Scan Built-in BST (IEEE 1149.1) —
Configuration Memory On-chip EEPROM, non-volatile —
Macrocells — 512
Usable Gates — 10000
User I/O Pins — 208
Operating Frequency (fMAX) — [DATA_NEEDED: fMAX MHz]
Pin-to-Pin Delay (tPD) — 10 ns
Setup Time (tSU) — 4.5 ns
VCCINT (Core Supply) — 3.3 V
VCCIO (I/O Supply) — 3.3 V or 2.5 V
Technology — CMOS EEPROM-based, non-volatile
Operating Temperature (Commercial) — 0 C to +70 C
Kemasan — 256-ball FBGA (17 mm x 17 mm)
ISP Interface — IEEE Std. 1149.1 JTAG, IEEE Std. 1532
Aras MSL — [DATA_NEEDED: MSL rating]
Status RoHS — [DATA_NEEDED: RoHS status]

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga