EPM5192JC-1 vs EPM5192GC1 Pengandingan
Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5192JC-1 disebabkan oleh Altera dan EPM5192GC1 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.
Pengandingan Spesifikasi
| Parametr | EPM5192JC-1 | EPM5192GC1 |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Obsolete |
| Family | MAX 5000 | MAX 5000 |
| Device Type | CPLD - Complex Programmable Logic Device | CPLD (Complex Programmable Logic Device) |
| Technology | CMOS, UV-Erasable / OTP | — |
| Macrocells | 192 | — |
| Usable Gates | 3750 | 3,750 |
| Propagation Delay (tPD) | 40 ns (speed grade -1) | — |
| Maximum Internal Frequency (fMAX) | 62.5 MHz | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 5 V |
| User I/O Pins | 84 | — |
| Package Type | 84-pin Ceramic Quad Flat Pack (CQFP), windowed | Ceramic PGA (Pin Grid Array) |
| JEDEC Package Code | S-CQCC-J84 | — |
| Suhu Operasi | 0 C to +70 C (commercial) | [DATA_NEEDED: operating temperature range] |
| Configuration Memory | UV-EPROM (erasable under UV lamp) | — |
| Programming Interface | Altera MAX programming interface (parallel, pre-JTAG for this family) | — |
| Process | CMOS EPROM | — |
| I/O Standard | TTL/CMOS 5 V compatible | — |
| Macro Cells | — | 192 |
| Maximum Operating Frequency | — | 62.5 MHz |
| Programming Technology | — | UV-Erasable / OTP EPROM |
| Logic Elements | — | 192 macrocells with AND/OR array |
| Process Technology | — | EPROM-based CMOS |
| Propagation Delay | — | [DATA_NEEDED: tpd specification] |
| Bilangan Pin | — | [DATA_NEEDED: pin count for GC1 PGA package] |
| Jenis Pemasangan | — | Through-hole (PGA) |
| Status RoHS | — | unknown |
| Development Tool | — | Altera MAX+PLUS II |