EPM5192JC vs EPM5192JC1 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5192JC disebabkan oleh Intel dan EPM5192JC1 disebabkan oleh Intel. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM5192JC EPM5192JC1
Merek Intel Intel
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Product Type CPLD (Complex Programmable Logic Device) —
Series EPM5192 (Classic / MAX-class) —
Macrocells 192 —
Logic Array Blocks (LABs) 12 —
Interconnect Architecture Programmable Interconnect Array (PIA) —
Process Technology CMOS EPROM (UV-erasable) 0.5 µm CMOS, UV-erasable EPROM
Kemasan 68-pin PLCC (JC) windowed ceramic [DATA_NEEDED: exact package from datasheet]
Jenis Pemasangan Surface Mount [DATA_NEEDED: surface mount or through-hole]
Programming Method UV-erase + EPROM programmer —
Non-Volatile Configuration Yes (EPROM cell array) —
Logic Family Classic CPLD (EPM5xxx series) —
Suhu Operasi [DATA_NEEDED: commercial / industrial / military grade] [DATA_NEEDED: operating temp range]
Tegangan Pemberi Arus [DATA_NEEDED: VCC nominal] —
Propagation Delay [DATA_NEEDED: tpd spec by speed grade] —
Status RoHS [DATA_NEEDED: original Altera marking not RoHS] unknown
Family — MAX 5000 (MAX 5xxx CPLD)
Manufacturer — Intel (formerly Altera Corporation)
Macro Cells — 192
Usable Gates — 3750
Maximum Operating Frequency — 62.5 MHz
Supply Voltage (VCC) — 5 V (nominal)
Propagation Delay (typ) — [DATA_NEEDED: propagation delay in ns]
I/O Pins — [DATA_NEEDED: I/O pin count]
Programming Interface — JTAG-compatible (Altera MAX 5xxx)
Logic Blocks (LABs) — 24 (8 macrocells per LAB)
AEC-Q100 — not_applicable
Lifecycle — Obsolete - last-time-buy stock only at franchised distributors

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga