EPM5192JC84-1 vs EPM5192GC84-1 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5192JC84-1 disebabkan oleh Altera dan EPM5192GC84-1 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM5192JC84-1 EPM5192GC84-1
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Device Type UV-Erasable/OTP Complex Programmable Logic Device (CPLD) —
Family MAX 5000 MAX 5000
Macrocells 192 192
Propagation Delay (tpd) 40 ns (worst case) —
Supply Voltage (Vcc) 4.75 V to 5.25 V (5 V ±5 %) —
Process Technology CMOS EPROM —
Operating Temperature Grade Commercial —
Kemasan 84-terminal Ceramic Chip Carrier (CQCC84 / J-lead) 84-pin PGA (Pin Grid Array), WPGA code
JESD-30 Package Code S-CQCC-J84 —
Terminal Form J-BEND —
Package Shape SQUARE —
Jenis Pemasangan Surface Mount Through-hole (PGA socket)
Programmability UV-erasable (window) / OTP in production —
Configuration Memory EPROM (non-volatile, instant-on) —
Status RoHS [DATA_NEEDED: RoHS status] Compliant (per third-party distributor listing)
Product Type — UV-Erasable/OTP Complex PLD (CPLD)
Technology — CMOS (EPROM-cell based)
Propagation Delay (tPD) — 40 ns (speed grade -1)
Frekuensi Klock Maksimum — 50 MHz
Supply Voltage (VCC) — 4.75 V to 5.25 V
Dedicated Inputs — 7
User I/O Pins — 64
Total Inputs / Outputs — 72 inputs / 64 outputs
Architecture — Shared input/clock and shared product terms
Temperature Grade — Commercial
Programming Method — UV erasure (quartz window) + EPROM programmer
Logic Element Type — Macrocells with AND/OR array

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga