EPM5192LC84 vs EPM5192GI84 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5192LC84 disebabkan oleh Altera dan EPM5192GI84 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM5192LC84 EPM5192GI84
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Product Type Complex Programmable Logic Device (CPLD) —
Family MAX 5000 MAX 5000
Macrocells (Logic Cells) 192 —
Propagation Delay (tPD) 55 ns —
Process Technology CMOS —
Programmability OTP / UV-Erasable UV-erasable (windowed) / OTP
Kemasan LCC-84 (PQCC84, MS-018) 84-pin PGA (WPGA, square, through-hole, pin/peg terminals)
Kiraan Pin 84 —
Jenis Pemasangan Surface Mount (Socket-compatible) Through-Hole (PGA socket or PCB pin/peg)
Suhu Operasi [DATA_NEEDED: operating temperature range] —
Tegangan Pemberi Arus [DATA_NEEDED: VCC range] —
User I/O [DATA_NEEDED: max user I/O count] —
Configuration Memory EPROM / UV-Erasable —
Programming Interface JTAG / Altera legacy (MAX+PLUS II baseline) —
Status RoHS unknown [DATA_NEEDED: most legacy PGA parts are non-RoHS]
Aras MSL [DATA_NEEDED: MSL rating] —
Device Type — UV-Erasable / OTP Complex PLD (CPLD)
Macrocells — 192
Logic Array Blocks — [DATA_NEEDED: number of LABs]
Package Code — WPGA
Operating Voltage (VCC) — 5 V (typical)
I/O Logic Compatibility — TTL
Temperature Grade — Industrial
Programmable Flip-Flop Modes — D, T, JK, SR
Programming File Format — JEDEC map via MAX+PLUS II / A+PLUS
Propagation Delay — [DATA_NEEDED: tPD in ns]
Max User I/O Pins — [DATA_NEEDED: usable I/O count for this package]
Gambaran Suhu Operasi — -40 C to +85 C (industrial)
Lead-Free — [DATA_NEEDED: legacy part, likely contains lead]
Number of Terminals — 84
Terminal Form — PIN/PEG
Package Shape — SQUARE

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga