EPM9560RI208-20N vs EPM9560RI208-15N Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM9560RI208-20N disebabkan oleh Intel dan EPM9560RI208-15N disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM9560RI208-20N EPM9560RI208-15N
Merek Intel Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Device Family MAX 9000 MAX 9000
Usable Gates 12,000 —
Macrocells 560 —
Pin-to-Pin Delay 20 ns (-20 speed grade) —
Counter Speed 100 MHz —
Tegangan Pemberi Arus 5.0 V 5.0 V
Configuration Technology EEPROM (non-volatile) —
In-System Programmability Yes, via IEEE Std. 1149.1 JTAG —
Kemasan 208-pin RQFP 208-pin RQFP (Ruggedized Quad Flat Pack)
Jenis Pemasangan Surface Mount —
Suhu Operasi Industrial (-40C to +85C) 0C to 70C (Commercial)
Development Tool MAX+PLUS II —
Design Entry Schematic, VHDL, Verilog HDL, AHDL —
Status RoHS [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
Packaging Tray —
Logic Architecture Third-generation MAX (Multiple Array MatriX) —
Fabrication Process Advanced CMOS —
Manufacturer — Altera (Intel Programmable Solutions Group)
Device Type — EPLD (Erasable Programmable Logic Device)
Architecture — Multiple Array MatriX (MAX), 3rd generation
Configuration Memory — CMOS EEPROM, in-system programmable
Total Pins — 356 (per third-party catalog; see _validation_note)
Package Pin Count — 208
Terminal Form — Gull Wing
Package Code — HFQFP
User I/Os — 216 (per DigiChip specification; see _validation_note)
Maximum Internal Frequency — 145 MHz
Propagation Delay (tPD) — 11.4 ns (15 ns speed grade)
Speed Grade — -15
Temperature Grade — Industrial (per Vyrian/Partstack listings)
Logic Family — CMOS
Programming Interface — IEEE 1149.1 JTAG, 5.0-V in-system

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga