DSPIC33FJ128MC202-I/SP - 16-bit DSC 40MIPS 128KB Flash | Microchip
MPN: DSPIC33FJ128MC202-I/SP ✓ Active| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $0 | $0.00 |
| 10 | $0 | $0.00 |
| 100 | $0 | $0.00 |
| 500 | $0 | $0.00 |
| 1,000 | $0 | $0.00 |
DSPIC33FJ128MC202-I/SP Overview
A digital signal controller combines a microcontroller (MCU) with digital signal processor (DSP) features in a single core. The dsPIC33F family sits in the power-management-and-control layer of embedded system hierarchy: it executes general-purpose control code like a PIC24 MCU while adding DSP instructions (MAC, DSP multiply) and peripherals tailored for motor control and digital power conversion. This makes DSCs the preferred architecture over a separate MCU plus DSP chipset for cost- and board-space-sensitive designs.
Key features of this part include the 40 MIPS 16-bit modified Harvard core, up to 128KB of self-programmable Flash with ECC-free sector erase, and a rich peripheral set highlighted by Motor Control PWM (MCPWM) with complementary outputs and dead-time control, plus advanced analog including a high-speed 10-bit ADC and 12-bit ADC variants in the family.
Architecturally, the dsPIC33F core supports C compiler toolchains (MPLAB XC16), two loop DSP units for FIR/IIR filtering, DMA for ADC/PWM data movement, and the same instruction timing model as the PIC24H family, enabling seamless migration between MCU and DSC product lines.
Typical applications include BLDC and PMSM motor control drives, digital power supplies (PFC, LLC), sensor signal conditioning with on-chip DSP filtering, and general industrial control where through-hole prototyping in SPDIP is valued.
Design consideration: the device is 3.3V only - level-shift any 5V peripheral interfaces, and decouple both VDD/AVDD pairs closely with 0.1uF plus bulk capacitance.
This page synthesizes distributor availability data, drop-in family alternatives, pinout detail, and practical design notes not consolidated in the manufacturer datasheet.
Drop-in alternatives for DSPIC33FJ128MC202-I/SP — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Variants in this series
Same-series models that are drop-in compatible with DSPIC33FJ128MC202-I/SP (same form factor and footprint) — differing in Core Architecture, Operating Temperature, Package, RoHS Status, Supply Voltage.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
DSPIC33FJ128MC202-E/SP
✅ Drop-In✓ In Stock
$4.79 / Unit
View Datasheet →DSPIC33FJ64MC202-I/SP
✅ Drop-In ⚠️ Specs Unverified📋 Reference alternative (not in catalog)
DSPIC33EP64MC202-I/SP
✅ Drop-In✓ In Stock
$3.1 / Unit
View Datasheet →DSPIC33FJ32MC202-I/SP
✅ Drop-In ⚠️ Specs Unverified📋 Reference alternative (not in catalog)
DSPIC33FJ32MC302-I/SP
✅ Drop-In ⚠️ Specs Unverified📋 Reference alternative (not in catalog)
DSPIC33FJ128MC202-I/SP Maximum Ratings & Electrical Characteristics
| Core Architecture | 16-bit dsPIC33F DSC |
| Max CPU Speed | 40 MIPS |
| Flash Memory | 128 KB (128K x 8) |
| SRAM | 16 KB |
| Supply Voltage | 3.3 V |
| Operating Temperature | -40C to +85C (I grade) |
| Package | 28-SPDIP (0.300 in, 7.62 mm) |
| Mounting Type | Through Hole |
| I/O Pins | 21 |
| Motor Control PWM | Yes (MCPWM with dead-time control) |
| ADC | On-chip high-speed ADC (advanced analog) |
| DMA | Yes |
| Series | dsPIC33F (dsPIC 33F) |
| Family Compatibility | Pin compatible with PIC24H family |
| Packaging | Tube |
| RoHS Status | Compliant |
DSPIC33FJ128MC202-I/SP Pin Configuration
| Pin 1 | MCLR — Master clear reset / ICSP programming voltage input |
| Pin 2 | AN0/VREF+/CN2/RB0 — Analog input 0 / ADC positive reference / change notification / port B |
| Pin 3 | AN1/VREF-/CN3/RB1 — Analog input 1 / ADC negative reference / change notification / port B |
| Pin 4 | AN2/SS1/CN4/RB2 — Analog input 2 / SPI slave select / change notification / port B |
| Pin 5 | AN3/INDX/CN5/RB3 — Analog input 3 / QEI index / change notification / port B |
| Pin 6 | AN4/QEA/IC7/CN6/RB4 — Analog input 4 / QEI phase A / input capture 7 / change notification / port B |
| Pin 7 | VDD — Digital power supply (3.3V) |
| Pin 8 | VSS — Digital ground |
| Pin 9 | OSC1/CLKI/RC12 — Oscillator crystal input / external clock input |
| Pin 10 | OSC2/CLKO/RC15 — Oscillator crystal output / clock output |
| Pin 11 | AN5/QEB/IC8/CN7/RB5 — Analog input 5 / QEI phase B / input capture 8 / change notification / port B |
| Pin 12 | VSS — Digital ground |
| Pin 13 | VDD — Digital power supply (3.3V) |
| Pin 14 | AN6/OCFA/RB6 — Analog input 6 / PWM fault A input / ICSP data (PGD) / port B |
| Pin 15 | AN7/RB7 — Analog input 7 / ICSP clock (PGC) / port B |
| Pin 16 | VSS — Digital ground |
| Pin 17 | VDD — Digital power supply (3.3V) |
| Pin 18 | AN8/RB8 — Analog input 8 / port B |
| Pin 19 | AN9/RB9 — Analog input 9 / port B |
| Pin 20 | AN10/RB10 — Analog input 10 / port B |
| Pin 21 | AN11/RB11 — Analog input 11 / port B |
| Pin 22 | AN12/RB12 — Analog input 12 / port B |
| Pin 23 | AN13/RB13 — Analog input 13 / port B |
| Pin 24 | AN14/RB14 — Analog input 14 / port B |
| Pin 25 | AN15/RB15 — Analog input 15 / port B |
| Pin 26 | AVSS — Analog ground |
| Pin 27 | AVDD — Analog power supply (3.3V) |
| Pin 28 | VDD — Digital power supply (3.3V) |
Typical Applications
DSPIC33FJ128MC202-I/SP is suitable for 6 applications: BLDC / PMSM Motor Control, Digital Power Conversion, Sensor Signal Conditioning with DSP Filtering, Industrial Automation and Control Panels, Prototyping and Education Platforms, Battery-Powered Portable Instruments.
BLDC / PMSM Motor Control
The DSPIC33FJ128MC202-I/SP fits sensorless and sensored motor drives because its Motor Control PWM peripheral generates complementary PWM pairs with hardware dead-time insertion, while the high-speed ADC can be synchronized to the PWM period for accurate phase-current sampling. Running at 40 MIPS with DSP multiply-accumulate instructions, the core executes field-oriented control (FOC) loops at 10-20 kHz without CPU saturation, and 128KB Flash leaves generous room for sensorless observers and fault-logging firmware. In a typical drive, the PWM outputs feed a three-phase gate driver, the ADC samples shunt or inline currents, and DMA moves samples without core intervention. The 3.3V, 28-pin through-hole package makes it especially convenient for lab-bench prototypes before layout migration to SOIC/QFN for production.
Recommended
Digital Power Conversion
Digital power supplies - PFC stages, LLC resonant converters, and DC-DC bricks - benefit from the DSC's tightly coupled ADC-PWM-DMA pipeline. The high-speed ADC triggers from the PWM time base so current-mode control samples land at consistent points in each switching cycle, while hardware dead-time control protects half-bridge stages. At 40 MIPS, the core closes voltage and current loops at switching frequencies typical of mid-power industrial supplies and still executes protection routines (overcurrent, brownout) in software. The 128KB Flash accommodates soft-start state machines, PMBus-style communication, and compensator libraries from Microchip's digital power application frameworks. Because the part is available in SPDIP, engineers can breadboard control firmware on the exact silicon before committing to a production footprint.
Recommended
Sensor Signal Conditioning with DSP Filtering
The dsPIC33F core includes DSP multiply-accumulate instructions and two loop registers purpose-built for FIR and IIR filtering, letting the 202 filter noisy sensor channels (strain gauges, thermocouples, pressure bridges) in firmware without a separate DSP chip. The on-chip high-speed ADC digitizes multiple analog inputs from the RB0-RB5 pins, and DMA streams conversion results so the CPU is free for the filter kernel and decision logic. 128KB Flash holds coefficient tables, calibration data, and self-test routines with room to spare. Typical uses include industrial condition monitoring and portable instrumentation where the -40C to +85C I-grade and the low component count of a single 28-pin DIP controller simplify both BOM cost and compliance documentation.
Recommended
Industrial Automation and Control Panels
For PLC-style I/O modules, pump controllers, and conveyer sub-systems, the DSPIC33FJ128MC202-I/SP offers a robust combination of deterministic 40 MIPS execution, wide -40C to +85C industrial temperature coverage, and the serviceability of a socketed 28-pin DIP. Its 21 I/O pins drive relays, optocouplers, and HMI buttons, while the UART/SPI/I2C-capable remappable pins handle Modbus or CAN-adjacent communication stacks within the 128KB Flash budget. The MCPWM module additionally drives actuators and small inverters directly. Because the dsPIC33F family is pin-compatible with the PIC24H MCU family, panel designs can migrate between a general-purpose MCU build and a DSC build on the same PCB, protecting the layout investment as control requirements evolve.
Recommended
Prototyping and Education Platforms
The SPDIP through-hole package is the defining advantage for university labs, hobbyist boards, and early R&D: the chip can be socketed, swapped, and re-flashed on perfboard or standard 0.1-inch protoboard without hot-air rework. The 40 MIPS dsPIC33F core exposes students to real DSP-in-MCU concepts (MAC instructions, DMA, synchronized ADC-PWM sampling) on hardware costing a fraction of a development DSP board. Microchip's MPLAB X IDE and XC16 compiler are free for this device class, and PICkit-class programmers connect through the standard MCLR/PGD/PGC ICSP pins. With 128KB Flash, substantial projects - audio effects, robotics controllers, data loggers - fit without the constant Flash-count management smaller 16KB or 32KB parts force on learners.
Recommended
Battery-Powered Portable Instruments
Handheld instruments - gauges, testers, environmental meters - value the single-supply 3.3V operation and small 28-pin footprint of this DSC. The core's architecture allows power-management modes for sleep and idle operation, letting designs meet modest battery budgets between measurements while still waking to run a 40 MIPS control burst, DSP filter, or display update. The on-chip ADC reads bridge and thermistor inputs directly, eliminating external signal-chain ICs, and 128KB Flash supports data logging, multi-language UIs, and field-updatable firmware. The I-grade temperature range of -40C to +85C covers outdoor and vehicle-mounted instruments. Firmware written for the SPDIP prototype drops unchanged into the SOIC (/SO) version for the compact production PCB.
Recommended
Recommended Products Summary
Engineering reference data for DSPIC33FJ128MC202-I/SP — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | DSPIC33FJ128MC202-E/SP | DSPIC33FJ64MC202-I/SP | DSPIC33EP64MC202-I/SP | DSPIC33FJ32MC202-I/SP |
|---|---|---|---|---|---|
| Package | 28-SPDIP | 28-SPDIP - same | 28-SPDIP - same | 28-SPDIP - same | 28-SPDIP - same |
| Brand | Microchip Technology | Microchip Technology | Microchip Technology | Microchip Technology | Microchip Technology |
| Flash Memory | 128 KB | 128 KB | 64 KB | 64 KB | 32 KB |
| CPU Speed | 40 MIPS | 40 MIPS | 40 MIPS | Up to 70 MIPS | 40 MIPS |
| Supply Voltage | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V |
| Operating Temperature | -40C to +85C | -40C to +125C | -40C to +85C | -40C to +85C | -40C to +85C |
| Pin Compatibility | 28-SPDIP dsPIC33FJ 202 pinout | Pin-to-pin identical | Pin-to-pin identical | Pin-to-pin compatible (28-SPDIP) | Pin-to-pin identical |
| Lifecycle Status | Active | Active | Active | Active | Active |
Key Differentiators
- Largest Flash in the pin-compatible 28-pin 202 subfamily (vs DSPIC33FJ64MC202-I/SP)
- Standard industrial temperature grade for broad availability (vs DSPIC33FJ128MC202-E/SP)
- Proven low-cost 28-pin DSC for motor control (vs DSPIC33EP64MC202-I/SP)
Design Notes
Decouple every VDD pin and the AVDD pin with a 0.1uF ceramic capacitor placed within a few millimeters of the pin, plus one bulk 4.7uF-10uF capacitor near the controller. Isolate AVDD/AVSS from the digital supply through an RC or ferrite filter (for example 10 ohm resistor plus 0.1uF) so PWM switching noise does not degrade ADC accuracy. The device is strictly 3.3V - 5V signals on any pin require level shifting or series resistance, and exceeding the absolute maximum pin voltage damages the part permanently.
Keep the PGD (RB6) and PGC (RB7) ICSP traces accessible through a standard 5-pin programming header on every prototype and production board - in-circuit reprogramming requires MCLR, PGD, PGC, VDD and VSS. Route PGD/PGC away from motor phase nodes because they double as port B I/O in application code and can pick up PWM edge noise. For motor-control layouts, keep the ADC analog inputs (AN pins) and AVDD references over a quiet analog ground area separated from the gate-driver return path.
Configure the PWM fault inputs (OCFA) before enabling MCPWM outputs; enabling gate drive before fault detection is armed is the most common cause of MOSFET failure in first-build motor drives. Also remember that RB0-RB7 default to analog inputs on reset - explicitly clear the AD1PCFG/ANSEL-style registers early in main() or digital reads on these pins will return 0. Finally, MCLR must be pulled up (about 10k) for reliable operation; a floating MCLR causes random resets.
Compliance Information
RoHS compliant and lead-free per Microchip product data referenced in distributor listings. REACH, halogen-free, and conflict-minerals status not stated in provided data - confirm via Microchip compliance portal.
