SN65LVDS105PWR - 1:4 LVDS Clock Fanout Buffer 400Mbps | TI
MPN: SN65LVDS105PWR ✓ Active| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $2.45 | $2.45 |
| 10 | $2.21 | $22.10 |
| 100 | $1.86 | $186.00 |
| 500 | $1.54 | $770.00 |
| 1,000 | $1.28 | $1,280.00 |
SN65LVDS105PWR Overview
A clock fanout buffer is a timing distribution device that takes one reference clock or data stream and replicates it across multiple identical outputs, maintaining signal integrity over transmission lines. Within the system hierarchy, it belongs to the clock buffer and signal repeater family of interface ICs, sitting between the clock source and the differential receivers distributed across a backplane or board. LVDS, as specified in ANSI EIA/TIA-644, is a low-voltage differential signaling technique offering low power, low noise coupling, and high switching speeds over relatively long distances.
Key features include four differential LVDS line drivers meeting or exceeding the ANSI EIA/TIA-644 LVDS standard, a typical output voltage swing of 350 mV into a 100-ohm load, operation from a single 3.3-V rail, and support for signaling rates to 400 Mbps. The LVTTL-compatible input allows direct connection to standard CMOS or TTL clock sources without external level translation.
Technically, the SN65LVDS105 integrates one LVTTL receiver stage followed by four parallel LVDS drivers implemented with current-mode outputs, which limit the slew-related EMI and crosstalk compared with single-ended signaling. The small 350-mV differential swing over a 100-ohm terminated line reduces power consumption relative to PECL while sustaining high data rates, making the part well suited to dense timing trees.
Typical applications include clock distribution to backplane line cards, LVDS signal retiming and repeat in telecom and networking equipment, and fanout of a processor or FPGA reference clock to multiple serializer or ADC loads.
Design consideration: route each LVDS output pair as a controlled-impedance 100-ohm differential pair, and keep the LVTTL input trace away from the LVDS pairs; on multilayer boards TI recommends at least two separate signal planes to reduce TTL/CMOS-to-LVDS crosstalk.
This page synthesizes distributor pricing, verified drop-in alternatives, application guidance, and design notes not found in the manufacturer datasheet alone.
Drop-in alternatives for SN65LVDS105PWR — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Variants in this series
Same-series models that are drop-in compatible with SN65LVDS105PWR (same form factor and footprint) — differing in Mounting Type, Category, Function, Input Type, Output Type.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
SN65LVDS104PWR
✅ Drop-In📋 Reference alternative (not in catalog)
STLVDS105
✅ Drop-In📋 Reference alternative (not in catalog)
SN65LVDS105PWR Specifications
| Function | 1 LVTTL input to 4 LVDS output repeater / fanout buffer |
| Data Rate | 400 Mbps |
| Max Clock Frequency | 400 MHz |
| Supply Voltage | 3 V to 3.6 V (typical 3.3 V) |
| Input Type | LVTTL (single-ended) |
| Output Type | LVDS (differential), 4 pairs |
| Output Voltage (typical) | 350 mV into 100 ohm load |
| Standard Compliance | ANSI EIA/TIA-644 LVDS |
| Channels | 1 x 1:4 |
| Package | 16-TSSOP (PW) |
| Mounting Type | Surface Mount |
| Technology | LVDS differential signaling |
| Category | Signal Buffers, Repeaters, Splitters - Clock Buffer |
| Input Rise/Fall Time Note | TTL/CMOS rise/fall < 500 ps may require low-Dk laminate per TI layout guidance |
SN65LVDS105PWR 16-tssop (pw) Pin Configuration Guide
Pin configuration for SN65LVDS105PWR (16-tssop (pw) package). Pin numbering, functions, and connection diagrams are defined in the manufacturer datasheet. Refer to it for the exact footprint and soldering guidelines.
No detailed pinout data available for SN65LVDS105PWR.
Refer to the datasheet for full pin configuration.
Typical Applications
SN65LVDS105PWR is suitable for 6 applications: Backplane Clock Distribution, LVDS Signal Repeating and Re-Timing, FPGA / Processor Reference Clock Fanout, Telecom Line Card Interfaces, Industrial High-Speed Sensor Data Links, Test and Measurement Instrument Timing.
Backplane Clock Distribution
In telecom and datacom backplanes, a single reference clock must reach multiple line cards with minimal skew and additive jitter. The SN65LVDS105PWR fits this role because its one LVTTL input feeds four LVDS drivers rated to 400 MHz, and the 350 mV differential swing into 100-ohm terminated lines provides strong noise immunity across connectors and long FR-4 traces. Each output drives one card or receiver independently, so a fault or heavy load on one branch does not corrupt the others. Placed at the clock source, the buffer replicates the LVTTL oscillator output into differential LVDS for distribution; the trade-off versus passive fanout is a small added propagation delay versus dramatically better signal integrity at 400 Mbps rates.
Recommended
LVDS Signal Repeating and Re-Timing
Long LVDS links accumulate attenuation and intersymbol interference; the SN65LVDS105PWR works as a 4-port repeater that regenerates a degraded single-ended LVTTL-derived stream into four clean LVDS output pairs at up to 400 Mbps. The LVTTL input threshold accepts standard logic levels after a single-ended segment, while the ANSI EIA/TIA-644-compliant drivers restore the 350 mV differential amplitude on each outbound 100-ohm line. TI's datasheet layout guidance recommends keeping at least two separate signal planes to reduce TTL/CMOS-to-LVDS crosstalk at the repeater boundary. The result is extended link reach without active redriver complexity, with the trade-off that the part repeats rather than retimes, so input jitter passes through.
Recommended
FPGA / Processor Reference Clock Fanout
Modern FPGAs, ADCs, and serializers often require the same low-jitter reference clock simultaneously. The SN65LVDS105PWR takes a single-ended LVTTL oscillator or FPGA clock output directly - no level translator needed - and produces four LVDS copies rated to 400 MHz. LVDS clocking reduces EMI because the constant-current outputs keep the 350 mV swing balanced around a common-mode point, and differential transmission rejects ground noise between clock domain islands. Designers should route each pair as controlled-impedance 100-ohm differential routing with intra-pair length matching; the trade-off is four transmission-line nets versus a shared single-ended clock, but skew and noise performance at 400 Mbps justify the routing effort.
Recommended
Telecom Line Card Interfaces
Line cards in telecom equipment distribute timing and data between the backplane connector and on-card serializers, deserializers, and framer devices. The SN65LVDS105PWR serves as the interface element that converts the card's LVTTL clock or data input into four LVDS streams at 400 Mbps, matching the low-voltage differential signaling expected by backplane transceivers. Operating from the standard 3.3-V card supply (3 V to 3.6 V) with a typical 350 mV output swing into 100-ohm loads keeps power low across the many replicated channels. Its 16-pin TSSOP conserves board area on dense cards. Verify per-channel loading: each output pair assumes a 100-ohm differential termination at the receiver end for correct amplitude and minimal reflections.
Recommended
Industrial High-Speed Sensor Data Links
Industrial imaging and measurement systems move high-rate sensor data from cameras or ADC front ends to processing units over short-to-medium differential links. The SN65LVDS105PWR supports 400 Mbps per channel, which covers Camera Link-class clock rates and many parallel ADC data taps; its LVDS outputs comply with ANSI EIA/TIA-644, ensuring interoperability with standard LVDS receivers. The LVTTL input allows the sensor-side clock (often single-ended CMOS) to drive the link directly. With a typical 350 mV swing into 100-ohm lines, cable drive remains robust despite connector contacts and cable losses. Keep rise/fall times in mind: TI notes that when TTL/CMOS edge rates fall below 500 ps, low-Dk laminates such as Rogers 4350 improve signal quality.
Recommended
Test and Measurement Instrument Timing
Oscilloscopes, arbitrary waveform generators, and automated test equipment distribute a master clock to ADCs, DACs, and trigger logic across a board. The SN65LVDS105PWR provides a compact 1-to-4 LVDS fanout rated to 400 MHz from a single LVTTL reference, preserving channel correlation because all outputs derive from one receiver stage. LVDS clocking lowers EMI relative to single-ended distribution - important in instruments with sensitive analog front ends - thanks to the balanced 350 mV output on 100-ohm pairs. The single 3.3-V rail simplifies power design. A practical trade-off: the part adds deterministic propagation delay to each branch, so calibrate absolute timing references or use equal trace lengths to keep relative skew minimal.
Recommended
Recommended Products Summary
Engineering reference data for SN65LVDS105PWR — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | SN65LVDS104PWR | STLVDS105 | DS90LV1023 |
|---|---|---|---|---|
| Brand | Texas Instruments | Texas Instruments | STMicroelectronics | Texas Instruments (formerly National Semiconductor) |
| Input Type | LVTTL (single-ended) | Differential LVDS (±100 mV) | LVTTL (single-ended) | LVTTL/CMOS (serializer input) |
| Output Configuration | 4 LVDS pairs, typ. 350 mV into 100 ohm | 4 LVDS pairs, typ. 350 mV into 100 ohm | 4 LVDS pairs (EIA/TIA-644) | Serializer LVDS output (10-bit) |
| Standard Compliance | ANSI EIA/TIA-644 LVDS | ANSI EIA/TIA-644 LVDS | EIA/TIA-644 LVDS | LVDS serializer standard |
| Drop-in Same Footprint | - | Yes (input type differs) | Yes (verify pin map) | No - requires redesign |
Key Differentiators
- Single-ended LVTTL input enables direct oscillator/FPGA connection (vs SN65LVDS104PWR)
- Integrated 1:4 fanout guarantees channel correlation (vs SN65LVDS31PW)
- Cross-brand second source available (vs STLVDS105)
Design Notes
Route every LVDS output as a controlled-impedance 100-ohm differential pair with tight intra-pair length matching; terminate each pair with 100 ohms at the receiver. Keep the LVTTL input trace physically separated from the LVDS pairs: TI's SN65LVDS10x datasheet layout guidance states that to reduce TTL/CMOS to LVDS crosstalk, it is good practice to have at least two separate signal planes, and that FR-4 usually provides adequate LVDS performance unless TTL/CMOS rise or fall times are below 500 ps, in which case a dielectric constant near 3.4 (e.g., Rogers 4350 or Nelco N4000-13) is better suited.
Supply the SN65LVDS105PWR from a single 3.3-V rail within the 3 V to 3.6 V range. Decouple with at least 0.1 uF ceramic placed within a few millimeters of the VCC pin, plus a bulk 10 uF capacitor per device. Estimated: at a typical LVDS output current of roughly 3-4 mA per active pair into a 100-ohm termination, four switching pairs contribute only tens of milliwatts, so thermal design is straightforward in the TSSOP-16; confirm exact supply current from the datasheet electrical characteristics table rather than this estimate for power budgets.
Do not leave unused LVDS output pairs unterminated in a way that creates floating stubs - terminate or route them properly to avoid reflections that couple into active pairs. Remember that the SN65LVDS105 repeats but does not re-time: input jitter from the LVTTL source propagates to all four outputs, so use a low-jitter oscillator when driving timing-critical loads. Finally, when substituting the SN65LVDS104 (differential input), verify polarity of the differential pair, since the input threshold convention differs from the single-ended LVTTL stage.
Compliance Information
Compliance status not stated in the provided web data; confirm RoHS/REACH status on the TI product page (ti.com/product/SN65LVDS105) before procurement.
