EP910DI-35 vs EP910DC-40 Comparação

Comparação detalhada lado a lado de EP910DI-35 por Altera e EP910DC-40 por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EP910DI-35 EP910DC-40
Marca Altera Altera
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Ativo Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $35,20 $13,95
Product Type EPLD (Erasable Programmable Logic Device) —
Family Altera Classic EPLD —
Macrocells 24 24
Usable Gates 450 —
Propagation Delay (tPD) 35 ns —
Maximum Toggle Frequency (fCNT) 28.6 MHz —
Supply Voltage (VCC) 4.75 V to 5.25 V (5 V nominal) —
Supply Current (ICC) 40 mA typical —
Dedicated Inputs 10 12
Bidirectional I/O Pins 20 24
Total Pins 40 —
Encapsulamento CDIP-40 (Ceramic DIP with UV window) DIP-40 (ceramic, through-hole)
Tipo de montagem Through-Hole Through-Hole
Temperatura de operação -40C to +85C (industrial) —
Technology CMOS, UV-erasable EPROM —
Programming Method EPROM programmer + JEDEC fuse map UV-erase + EPROM programmer; on-board logic test circuitry
Erasure Method UV light through quartz window —
Status RoHS [DATA_NEEDED: RoHS status - ceramic CDIP legacy parts are typically non-compliant unless specified] [DATA_NEEDED: rohs_status]
Logic Family PAL-type AND/OR array with D flip-flops —
Manufacturer Original Altera; long-term authorized by Rochester Electronics, LLC —
Device Family — Classic EPLD (EP910 series)
Architecture — PAL-type AND/OR, UV-erasable CMOS
Total Inputs to Logic Array — 36
Product Terms — 240 maximum
Maximum Propagation Delay (tPD) — 40 ns
Maximum Operating Frequency (fMAX) — 25 MHz
Global Clocks — 2
Tensão de alimentação — 5 V (typical for Classic EPLD family)
Operating Temperature (Commercial) — 0 °C to 70 °C

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação