EP910PC-15T vs EP910LC-40 Comparação

Comparação detalhada lado a lado de EP910PC-15T por Altera e EP910LC-40 por Rochester Electronics. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EP910PC-15T EP910LC-40
Marca Altera Rochester Electronics
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Obsolete Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $14,20 $52,00
Product Type EPLD (Erasable Programmable Logic Device) EPLD (Erasable Programmable Logic Device)
Family Altera Classic EPLD —
Macrocell Count 24 —
Dedicated Input Pins 10 —
Pin-to-Pin Delay (tPD) 15 ns —
Speed Grade -15 (15 ns) —
Supply Voltage (VCC) 5 V (nominal) 5 V (single supply)
Technology CMOS, UV-erasable / OTP CMOS EPROM
Encapsulamento 40-pin PDIP (Plastic DIP) PQCC-44 (Plastic Leaded Chip Carrier, J-lead)
Tipo de montagem Through-hole (DIP) —
Output Drive Current [DATA_NEEDED: IOL per output] —
Temperatura de operação 0C to +70C (commercial) —
Logic Capacity 24 macrocells / 72 product terms (typical Classic architecture) —
Programming Method JEDEC fuse map via Altera LogicMap / MAX+PLUS II Altera Logic Programmer (PLAD-J), 4-wire serial
Status RoHS [DATA_NEEDED: RoHS compliance status] Not applicable (legacy)
Lead-Free [DATA_NEEDED: lead-free status] —
Security Bit Yes (design protection) —
Tape and Reel Yes (suffix T) —
Manufacturer — Rochester Electronics (Altera original)
Device Family — Altera Classic EPLD - EP910
Usable Gates — 450
Macrocells — 24
Logic Array Blocks — 2 (12 macrocells each)
Propagation Delay (tPD) — 40 ns
Maximum Toggle Frequency (fMAX) — 25 MHz
User I/O Pins — 36
Dedicated Inputs — 4
Operating Temperature (Commercial) — 0 C to +70 C
Lead-Free Status — Not applicable

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação