EPM3128ATC144-7 vs EPM3128ATC144-10 Comparação
Comparação detalhada lado a lado de EPM3128ATC144-7 por Intel e EPM3128ATC144-10 por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.
Comparação de especificações
| Parâmetro | EPM3128ATC144-7 | EPM3128ATC144-10 |
|---|---|---|
| Marca | Intel | Altera |
| Categoria | FPGA & CPLD | FPGA & CPLD |
| Status do ciclo de vida | NRND | Ativo |
| Status do estoque | In Stock | In Stock |
| Preço unitário (USD) | $8,10 | $6,20 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 128 | — |
| Usable Gates | 2,500 | 2,500 (typical) |
| Logic Array Blocks (LABs) | 8 (16 macrocells each) | — |
| User I/Os | 96 | 96 |
| Encapsulamento | TQFP-144 (22x22 mm) | 144-pin TQFP (TQ144) |
| Supply Voltage (VCCINT) | 3.3 V | 3.3 V |
| I/O Voltage (VCCIO) | 1.8 V / 2.5 V / 3.3 V (multiVolt) | — |
| Speed Grade | -7 | — |
| Pin-to-Pin Propagation Delay (tPD) | 7.5 ns | — |
| Maximum Internal Frequency (fCNT) | 129.9 MHz | — |
| Programming Technology | CMOS EEPROM (in-system programmable) | — |
| JTAG Support | IEEE 1149.1 boundary-scan + ISP | — |
| Temperatura de operação | 0C to +70C (Commercial) | 0C to +70C (commercial) |
| Tipo de montagem | Surface Mount | Surface Mount |
| Process Technology | CMOS EEPROM | — |
| Macro Cells | — | 128 |
| Logic Elements / LABs | — | 4 Logic Array Blocks |
| Propagation Delay (tPD) | — | 10 ns (speed grade -10) |
| Counter Frequency (fCNT) | — | Up to 227.3 MHz |
| MultiVolt I/O Interface | — | 1.5V / 1.8V / 2.5V / 3.3V |
| In-System Programmability | — | IEEE Std. 1532 compliant |
| Boundary-Scan Test | — | IEEE Std. 1149.1 (JTAG) |
| Configuration Memory | — | EEPROM (non-volatile, instant-on) |
| Status RoHS | — | Compliant |
| Lead-Free | — | Yes |