EPM5064LC-1 vs EPM5128GC-1 Comparação

Comparação detalhada lado a lado de EPM5064LC-1 por Altera e EPM5128GC-1 por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EPM5064LC-1 EPM5128GC-1
Marca Altera Altera
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Obsolete Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $9,95 $18,95
Product Type CPLD (Complex Programmable Logic Device) —
Family MAX 5000 MAX 5000
Macrocells 64 128
Logic Array Blocks (LABs) 4 —
Usable Gates 1.25K (approx.) 2,500
Supply Voltage (VCC) 4.75 V to 5.25 V —
Internal Operating Frequency 62.5 MHz —
Propagation Delay (tPD) 40 ns 16 ns (typical, -1 speed grade)
Input Lines 36 —
Dedicated Inputs 7 7
Output Lines 28 —
Programming Technology OTP / UV-Erasable EPROM —
Encapsulamento 44-pin PLCC (Plastic Leaded Chip Carrier) PGA-96+ (Pin Grid Array, ceramic windowed)
Process Technology CMOS —
Temperatura de operação [DATA_NEEDED: operating temperature range] -40C to +85C (industrial)
Status RoHS [DATA_NEEDED: RoHS compliance] [DATA_NEEDED: RoHS compliance - ceramic PGA part is legacy]
Programming Interface JTAG (ByteBlaster-compatible) —
Device Type — UV-erasable CMOS CPLD
Maximum User I/O Pins — 52
Nominal Supply Voltage — 5 V
Supply Voltage Range — 4.75 V to 5.25 V
Maximum Operating Frequency — 62.5 MHz
Technology — CMOS, UV-erasable EPROM
IOL / IOH — 100 mA / 25 mA per pin (legacy figure, [DATA_NEEDED: verify exact drive spec])
Security Bit — Programmable, prevents readback
Programming Method — UV erase + EPROM program (or device programmer)
Nível MSL — [DATA_NEEDED: MSL level]

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação