EPM5128JC-2 vs EPM5128GC Comparação

Comparação detalhada lado a lado de EPM5128JC-2 por Altera e EPM5128GC por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EPM5128JC-2 EPM5128GC
Marca Altera Altera
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Obsolete Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $21,75 $19,20
Family MAX 5000 MAX 5000
Device Type UV-Erasable Programmable Logic Device (PLD) —
Macrocells 128 128
Dedicated Inputs 7 —
Propagation Delay (tPD) 45 ns (max) —
Maximum Counter Frequency (fCNT) 50 MHz —
Input Setup Time (tSU) 7.5 ns —
Output Drive Current (IOH/IOL) 12 mA DC —
Process Technology CMOS CMOS, UV-erasable
Encapsulamento 68-pin CQCC (Ceramic Quad Flat Pack), windowed —
Tipo de montagem Surface Mount Through-Hole (PGA socket required)
Temperatura de operação [DATA_NEEDED: operating temperature range] —
Tensão de alimentação 5 V (nominal) —
Program/Erase Method UV (ceramic window) —
Erase/Program Cycles [DATA_NEEDED: minimum erase/program cycles] —
Status RoHS Non-compliant (ceramic windowed package contains lead-bearing solder) [DATA_NEEDED: RoHS compliance]
Logic Family TTL-compatible I/O —
Usable Gates — 2,500
Logic Elements / LABs — [DATA_NEEDED: LAB count]
User I/Os — 68
Package Type — WPGA (Windowed Ceramic Pin Grid Array)
Package Code — WPGA
Number of Terminals — 68
Terminal Form — PIN/PEG (through-hole PGA with alignment pegs)
Package Shape — Square
Temperature Grade — Commercial
Supply Voltage (Vcc) — 5 V
Architecture — EPLD, programmable AND/OR array with fixed OR plane
Propagation Delay (tpd) — [DATA_NEEDED: tpd in ns]
Maximum Frequency (fmax) — [DATA_NEEDED: fmax in MHz]
Programmable Security Bit — Yes
Configuration Memory — Non-volatile UV-EPROM (windowed ceramic)

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação