EPM5192ALC84-20 vs EPM5192ALI84-20 Comparação

Comparação detalhada lado a lado de EPM5192ALC84-20 por Altera e EPM5192ALI84-20 por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EPM5192ALC84-20 EPM5192ALI84-20
Marca Altera Altera
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Obsolete Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $19,40 $9,90
Device Type UV-Erasable/OTP Complex PLD (EPLD) EPLD (UV-erasable / OTP Complex PLD)
Series Altera MAX 5000 —
Macrocells 192 192
Process Technology CMOS CMOS, EPROM-based
Speed Grade -20 (20 ns pin-to-pin delay) —
Encapsulamento 84-pin PLCC (Plastic Leaded Chip Carrier) —
Terminal Pitch 1.270 mm —
Terminal Form J-bend —
Package Code QCCJ (PLCC-84) QCCJ (Plastic Leaded Chip Carrier, J-bend)
Package Shape Square —
Temperature Grade Commercial —
Programming Method UV-erase + EPROM (One-Time-Programmable option) —
Logic Family MAX 5000 EPLD —
I/O Compatibility TTL-compatible —
Tipo de montagem Surface Mount (PLCC socket-compatible) Surface Mount (PLCC socket compatible)
Configuration Memory EPROM (UV-erasable) —
Status RoHS [DATA_NEEDED: RoHS status not in provided web data] [DATA_NEEDED: RoHS status - Altera MAX 5000 series is generally legacy and may not be RoHS compliant]
Family — MAX 5000
Propagation Delay (tPD) — 20 ns (pin-compatible speed grade)
User I/O Pins (max) — 84 (in PLCC-84 package)
Tensão de alimentação — 5 V (single supply, TTL-compatible I/O)
Operating Temperature Grade — Industrial (I)
Package Type — PLCC-84 (PQCC-84)
No. of Terminals — 84
Form of Terminal — J-BEND
Programmability — UV-erasable / one-time programmable (OTP)
Logic Type — Combinatorial and registered, per-macrocell DFF
I/O Standard — TTL-compatible

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação