EPM7128SLI84-10N vs EPM7128ELI84-20 Comparação
Comparação detalhada lado a lado de EPM7128SLI84-10N por Altera e EPM7128ELI84-20 por Intel. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.
Altera
EPM7128SLI84-10N - MAX 7000S CPLD 128 Macro 10ns 84-PLCC | Intel / Altera
EPM7128SLI84-10N NrndIntel
EPM7128ELI84-20 - 128-Macrocell CPLD, 20ns, 84-PLCC | Intel / Altera
EPM7128ELI84-20 ⚠ Última compraComparação de especificações
| Parâmetro | EPM7128SLI84-10N | EPM7128ELI84-20 |
|---|---|---|
| Marca | Altera | Intel |
| Categoria | FPGA & CPLD | FPGA & CPLD |
| Status do ciclo de vida | NRND | Última compra |
| Status do estoque | In Stock | In Stock |
| Preço unitário (USD) | $8,45 | $7,95 |
| Family | MAX 7000S | MAX 7000 (Classic / MAX 7000B/E) |
| Logic Cells / Macro Cells | 128 macro cells | — |
| Usable Gates | 2,500 | 2,500 |
| Number of Logic Elements / Blocks | 16 Logic Array Blocks (LABs) | — |
| User I/Os | 68 | — |
| Propagation Delay (tPD) | 10 ns | — |
| Maximum Frequency (fMAX) | 125 MHz | — |
| Supply Voltage (VCCINT) | 4.75 V to 5.25 V (5 V typical) | 5 V (4.75 V to 5.25 V for -20 speed grade) |
| I/O Voltage Tolerance | 3.3 V / 5 V MultiVolt I/O | — |
| Process Technology | CMOS EEPROM | — |
| Programmability | In-system programmable (ISP), non-volatile EEPROM | — |
| Boundary-Scan (JTAG) | IEEE Std 1149.1 compliant | — |
| Encapsulamento | 84-pin PLCC (J-Lead) | 84-pin PLCC (J-Lead) |
| Tipo de montagem | Surface Mount | Surface Mount / Socketable (PLCC J-Lead) |
| Temperatura de operação | -40 C to +85 C (Industrial) | -40 °C to +85 °C (Industrial) |
| Status RoHS | [DATA_NEEDED: RoHS compliance per latest Intel/Altera declaration] | Compliant (lead-free PLCC variant) |
| Lead-Free | [DATA_NEEDED: lead-free per latest Intel/Altera declaration] | — |
| Device Name | — | EPM7128E |
| Macro Cells | — | 128 |
| Logic Array Blocks (LABs) | — | 8 |
| Maximum User I/Os | — | 68 |
| Pin-to-Pin Delay (tPD) | — | 20 ns |
| Maximum Operating Frequency (fCNT) | — | 62.5 MHz |
| Programming Interface | — | JTAG (IEEE 1149.1) + ISP |
| Technology | — | EEPROM-based CMOS |