Altera

EPM3064ATC100-10N - MAX 3000A CPLD, 64 Macrocells, 66 I/O | Altera

N.º da peça: EPM3064ATC100-10N ✓ Ativo

Em estoque Enviado em 1 a 3 dias úteis

3.3 V (3.0 V to 3.6 V) Vdss 100-pin TQFP Package Non-volatile EEPROM Memory

A partir de $2.43 USD / unidade

MOQ: 1 |

Preço atualizado: 2026-09-12

Preços por volume

Qtd.	Preço unitário	Total
1	$4.08	$4,08
10	$3.67	$36,70
100	$3.25	$325,00
500	$2.84	$1.420,00
1.000	$2.43	$2.430,00

ℹ️ Todos os preços estão em USD

Ver datasheet (PDF) Ver alternativas

Quantidade

EPM3064ATC100-10N Visão geral

The Altera (now Intel) EPM3064ATC100-10N is a high-performance, low-cost CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 3000A family, offering 64 macrocells, 66 user I/O pins, and a 10 ns pin-to-pin logic delay in a 100-pin TQFP package. It operates from a 3.3 V supply with 3.3-V in-system programmability (ISP) via the IEEE Std. 1149.1 JTAG interface, plus ISP compliance to IEEE Std. 1532 for multi-vendor concurrent programming. The device is built on the MAX architecture with 2 Logic Array Blocks (LABs) and a non-volatile EEPROM configuration memory, enabling instant-on operation without external boot ROM.

A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits between simple SPLDs/galo PALs and higher-density FPGAs in the programmable logic hierarchy. Within power management and glue-logic designs, CPLDs are typically used for I/O expansion, bus interfacing, address decoding, state-machine control, and power-up sequencing rather than DSP or large data-path processing. The MAX 3000A family is the entry-level EEPROM-based CPLD line from Altera/Intel, characterized by low cost, low static power, deterministic timing, and instant-on capability - making it well-suited for cost-sensitive industrial and consumer designs.

Key features of the EPM3064ATC100-10N include 1,250 usable gates, 64 macrocells distributed across 2 LABs, 66 I/O pins, a 10 ns tPD (logic-array block-to-output) propagation delay, and a 5 ns global clock setup time. The device supports MultiVolt I/O, allowing interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V logic without external level shifters. JTAG boundary-scan test (BST) is built-in, enabling structural test access for production board test and in-field firmware updates.

The architecture combines a programmable AND/OR array with a fixed OR array feeding 64 macrocell flip-flops, each with configurable product-term allocation. The on-chip EEPROM configuration cell is rated for a minimum of 100 program/erase cycles, with security bits to protect the design IP from readback. The JTAG controller handles ISP, and the device retains its configuration through power cycles with zero boot latency.

Typical applications include I/O expansion and level translation in industrial control boards, address decoding and wait-state generation for legacy microprocessors, glue logic between ASICs and processors in telecom/networking equipment, peripheral controllers (UART, SPI, I2C bridges) in embedded systems, and configuration sequencing for multi-rail FPGA/MCU power-up.

When designing with this part, observe the 3.3 V core supply tolerance (3.0 V to 3.6 V), use a low-impedance ground plane under the TQFP package, and route JTAG signals (TCK, TMS, TDI, TDO) with impedance-controlled traces for reliable ISP at production. The 100-pin TQFP requires careful fanout on 4-layer or higher PCBs.

Alternativas drop-in para EPM3064ATC100-10N — mesmo encapsulamento, compatível pino a pino. Peças de encapsulamento diferente que exigem retrabalho na PCB são excluídas.

Variantes desta série

Modelos da mesma série compatíveis como drop-in com EPM3064ATC100-10N (mesmo formato e footprint) — diferindo em Package, Operating Temperature, RoHS Status, Usable Gates, In-System Programmability.

EPM3064AT100-10N

Altera

Package: TQFP-100 (T100), 14 mm x 14 mm