АЦП/ЦАП
Товары (2518)
AD7982BCPZ - 18-Bit 1 MSPS PulSAR ADC | Analog Devices
The AD7982BCPZ is an 18-bit, successive approximation register (SAR) analog-to-digital converter (ADC) from Analog Devices, offering a maximum throughput of 1 MSPS. It operates from a single 2.5 V supply (VDD) and features a separate VIO supply for digital interface compatibility with 1.8 V, 2.5 V, 3 V, or 5 V logic. The device is available in a 10-lead LFCSP-WD (3x3 mm) package, specified for operation from -40°C to +85°C. A SAR ADC is a type of analog-to-digital converter that uses a binary search algorithm to convert an analog input into a digital output. It typically offers high resolution, low power consumption, and fast conversion times, making it suitable for applications requiring precise measurements with moderate sampling rates. SAR ADCs are widely used in data acquisition systems, industrial process control, medical instrumentation, and portable devices. Key features of the AD7982 include 18-bit resolution with no missing codes, a throughput of 1 MSPS, and low power dissipation. At 1 MSPS, the power consumption is typically 7.5 mW, while at 10 kSPS it drops to 75 µW, making it ideal for battery-powered applications. The device achieves an integral nonlinearity (INL) of ±1 LSB typical and ±2 LSB maximum, and a dynamic range of 99 dB. It also features a versatile serial interface port that is compatible with SPI, QSPI, MICROWIRE, and DSP interfaces. The AD7982 uses a low-power, high-speed 18-bit sampling ADC architecture with a capacitive DAC and a precision comparator. The device includes an internal reference buffer and supports both external and internal reference options. The serial interface provides a daisy-chain mode for multiple ADC configurations, simplifying system design. The LFCSP package offers excellent thermal performance and a compact footprint for space-constrained designs. Typical applications include high-speed data acquisition, industrial process control, medical imaging, and portable instrumentation. The low power consumption and high resolution make it suitable for battery-powered devices, while the high throughput supports real-time monitoring systems. The device is also used in vibration analysis, motor control, and other precision measurement applications. When designing with the AD7982, ensure proper decoupling of the VDD and VIO supplies with 100 nF and 10 µF capacitors placed close to the pins. The reference input should be bypassed with a 10 µF capacitor to maintain stability. The serial clock (SCK) frequency should not exceed 50 MHz to ensure reliable data transfer. The device supports power-down modes to reduce power consumption further when not converting.
AD7983BCPZ-R2 - 16-Bit 1.33 MSPS PulSAR ADC | Analog Devices
The Analog Devices AD7983BCPZ-R2 is a 16-bit, 1.33 MSPS successive-approximation register (SAR) analog-to-digital converter in a 10-lead LFCSP-WD (3x3 mm) package with an exposed pad for improved thermal dissipation. It operates from a single 2.5 V to 5.5 V supply (VDD), consumes 10.5 mW typical at full throughput, and provides true 16-bit performance with no missing codes. The integrated PulSAR core delivers ±0.6 LSB typical INL and 91 dB SINAD, while the versatile serial interface is compatible with 1.8 V to 5 V digital logic. A successive-approximation register ADC is a precision data-conversion architecture that uses a binary-search algorithm against an internal DAC to resolve each analog sample into a digital value, achieving an excellent balance of speed, accuracy, and power for medium-bandwidth measurement channels. In the broader taxonomy, the AD7983 belongs to the SAR ADC family within precision data converters, which sits alongside delta-sigma and pipeline converters; delta-sigma favors highest resolution at low bandwidth, while SAR excels at sub-MHz to multi-MHz signals with low latency, making SAR the standard choice for instrumentation, motor control, and multi-channel multiplexed data-acquisition front ends. Key features include a 0 V to REF pseudo-differential input range with ground sense (IN-), an external reference voltage (REF), a hardware CNV (convert) input that initiates acquisition on the rising edge, and an SCK-driven serial data output. The LFCSP-WD (3x3) footprint with a wettable flank enables optical inspection on the PCB. The AD7983 is pin-for-pin compatible with the 18-bit AD7982 and the 16-bit AD7689/AD7699 family, giving designers an upgrade/downgrade path on a single PCB layout. Typical applications include industrial process control loop measurement, battery monitoring and management systems (BMS), precision instrumentation and data acquisition modules, motor control feedback via shunt current sensing, and portable medical devices. The 1.33 MSPS throughput and low power make it particularly attractive for battery-powered multi-channel scanning systems where acquisition speed and accuracy must coexist with strict thermal and energy budgets. When designing with the AD7983BCPZ-R2, place the REF decoupling capacitor (typically 10 uF ceramic in parallel with a 0.1 uF) directly at the REF pin, and use a low-impedance ground pour tied to the exposed pad to minimize reference noise coupling. The serial interface timing budget should be respected per the datasheet timing diagram; SCK frequencies up to 50 MHz are supported, allowing easy FPGA and modern MCU host interfacing.
AD7983BCPZ-RL - 16-Bit 1.33 MSPS SAR ADC LFCSP-10 | ADI
The Analog Devices AD7983BCPZ-RL is a 16-bit, 1.33 MSPS successive-approximation analog-to-digital converter (ADC) in a 10-lead LFCSP-WD (3x3 mm) package with exposed die pad. It operates from a single 2.5 V supply, draws 10.5 mW typical at 1.33 MSPS, and is pin-for-pin compatible with the 18-bit AD7982. An SAR ADC is a precision data converter that uses an iterative binary-search algorithm with an internal capacitive DAC to digitize an analog input one bit per clock cycle. SAR ADCs deliver deterministic latency, no pipeline delay, and excellent DC accuracy, making them the preferred topology for multiplexed data-acquisition systems, precision instrumentation, and industrial control loops where deterministic per-sample timing and low noise are mandatory. Key specifications include 16-bit resolution with no missing codes, ±0.6 LSB typical ( ±1.0 LSB maximum ) INL, throughput of 1.33 MSPS, and a versatile serial interface that can be wired to 1.8 V to 5 V digital logic. The analog input is sampled differentially between IN+ and IN-, with the full-scale range set by an external REF voltage from 2.375 V to 2.625 V. CNV rising-edge triggering initiates conversion, and the on-chip oscillator eliminates the need for an external clock source. The architecture pairs a low-power, high-speed sampling front end with an internal precision reference buffer and a compact serial output that minimizes GPIO usage on the host MCU or DSP. Power-down between conversions reduces average dissipation in low-duty-cycle applications, and the -40 °C to +85 °C industrial operating range supports factory-floor deployment. Typical applications include portable and battery-powered instrumentation, process-control analog front ends, data-acquisition modules, and precision sensor signal chains. The wide logic compatibility and small footprint also suit medical monitoring and industrial IoT edge nodes. When designing with the AD7983BCPZ-RL, bypass VDD and REF with 10 µF and 100 nF ceramic capacitors placed within 5 mm of the package, and keep the analog input traces short and guarded. The exposed pad must be soldered to the ground plane for thermal dissipation and low-impedance return. This page synthesizes distributor pricing, drop-in alternatives in the same LFCSP-10 footprint, and design notes that complement the Analog Devices datasheet.
AD7984BCPZ - 18-Bit 1.33 MSPS SAR ADC | Analog Devices
The AD7984BCPZ is an 18-bit, 1.33 MSPS successive approximation register (SAR) analog-to-digital converter (ADC) from Analog Devices, part of the PulSAR family. It operates from a single 2.5 V supply and dissipates only 10.5 mW at full throughput, making it ideal for power-sensitive precision data acquisition systems. The device is available in a 10-lead LFCSP-WD (3x3 mm) package, offering a compact footprint for space-constrained designs. A SAR ADC is a type of analog-to-digital converter that uses a binary search algorithm to convert an analog input into a digital code. It employs a comparator and a digital-to-analog converter (DAC) to successively approximate the input voltage, achieving high resolution and speed with low power consumption. SAR ADCs are widely used in applications requiring high precision and moderate sampling rates, such as industrial process control, medical instrumentation, and scientific analysis. Key features of the AD7984BCPZ include 18-bit resolution with no missing codes, a true differential analog input range of ±VREF with VREF between 5.0 V, and an INL of ±2.25 LSB maximum. It offers a dynamic range of 99.7 dB typical and a signal-to-noise ratio (SNR) of 99 dB typical. The device features an SPI-compatible serial interface that supports daisy-chaining multiple ADCs on a single 3-wire bus and provides an optional busy indicator. The reference voltage is applied externally and can be set independent of the supply voltage. The AD7984BCPZ is pin-for-pin compatible with the 18-bit AD7982, allowing easy upgrades or substitutions in existing designs. It can interface with any 1.8 V to 5 V digital logic family, providing flexibility in mixed-voltage systems. The device operates over a temperature range of -40°C to +125°C, making it suitable for harsh industrial environments. Typical applications include high-speed data acquisition, medical imaging, spectroscopy, and vibration analysis. Its low power dissipation and high accuracy make it particularly well-suited for battery-powered portable instruments and remote sensing nodes. When designing with the AD7984BCPZ, ensure a clean, low-impedance reference voltage source and adequate decoupling on the VDD and REF pins. The SPI interface should be kept short to minimize noise, and the analog input should be driven by a low-impedance source to maintain accuracy.
AD7986BCPZ - 18-Bit 2 MSPS SAR ADC | Analog Devices
The AD7986BCPZ is an 18-bit, 2 MSPS successive approximation register (SAR) analog-to-digital converter (ADC) from Analog Devices, packaged in a 20-lead LFCSP (4x4 mm). It operates from a single 2.5 V supply and features a separate VIO supply for digital interface compatibility with 1.8 V, 2.5 V, and 2.7 V logic. The device consumes only 15 mW at 2 MSPS, making it ideal for high-speed, low-power data acquisition systems. An ADC (analog-to-digital converter) is an electronic component that converts continuous analog signals into discrete digital numbers, enabling digital processing and storage. SAR ADCs use a binary search algorithm to determine the digital output, offering a good balance of speed, resolution, and power consumption. The AD7986 belongs to the PulSAR family, known for high accuracy and low noise, and is used in applications such as medical imaging, industrial process control, and scientific instrumentation. Key features include a 2 MSPS throughput, 18-bit resolution, and a typical signal-to-noise ratio (SNR) of 98 dB. The device supports both SPI and daisy-chain serial interfaces, allowing multiple ADCs to be connected to a single bus. It also includes a busy indicator and a conversion result readback feature. The LFCSP package provides excellent thermal performance and a small footprint for space-constrained designs. The AD7986 uses a charge redistribution architecture with an internal reference buffer, achieving high linearity and low drift. The device operates over the industrial temperature range of -40°C to +85°C. Its low power dissipation and high speed make it suitable for portable and battery-powered instruments where power efficiency is critical. Typical applications include high-speed data acquisition, medical imaging (e.g., ultrasound), industrial automation, and test and measurement equipment. The device's high SNR and low distortion ensure accurate signal reproduction in demanding environments. When designing with the AD7986, ensure proper decoupling of the AVDD and DVDD supplies, and use a low-noise reference voltage source. The VIO pin must be connected to the appropriate logic level to match the host interface. Careful PCB layout, including a solid ground plane and short trace lengths, is essential to achieve the specified performance.
AD7988-1BCPZ - 16-Bit 100kSPS SAR ADC | Analog Devices
The AD7988-1BCPZ is a 16-bit, successive approximation register (SAR) analog-to-digital converter (ADC) from Analog Devices, offering a 100 kSPS throughput. It operates from a single power supply, VDD, and features a versatile serial interface port that is SPI-compatible. The device is housed in a compact 10-lead LFCSP-WD (3x3 mm) package, making it suitable for space-constrained applications. An ADC (analog-to-digital converter) is a device that converts continuous analog signals into discrete digital numbers. The AD7988-1 is a SAR ADC, which uses a binary search algorithm to determine the digital output. SAR ADCs are known for their high speed, low power consumption, and ease of use. They are widely used in data acquisition systems, industrial process control, and medical instrumentation. The AD7988-1 is part of the PulSAR family of ADCs from Analog Devices, which are recognized for their high performance and low power. Key features of the AD7988-1BCPZ include 16-bit resolution, 100 kSPS sampling rate, and low power consumption. It operates from a single 2.375V to 5.5V supply, and the separate VIO supply allows interface with 1.8V, 2.5V, 3V, or 5V logic. The device also features a daisy-chain capability using the SDI input, enabling multiple ADCs to be connected on a single 3-wire bus. The LFCSP package provides excellent thermal performance and a small footprint. The AD7988-1 uses a capacitive DAC architecture with a precision comparator, achieving high accuracy and low noise. The device includes an internal reference buffer and supports both external and internal reference options. The SPI-compatible serial interface simplifies connection to microcontrollers and DSPs. The device is specified for operation from -40°C to +125°C, making it suitable for industrial and automotive environments. Typical applications include battery-powered instruments, portable medical devices, data acquisition systems, and industrial process control. The low power consumption and small package make it ideal for portable and space-constrained designs. The high resolution and accuracy ensure reliable performance in precision measurement applications. When designing with the AD7988-1, ensure proper decoupling of the VDD and VIO supplies with 0.1uF and 10uF capacitors. The reference input should be bypassed with a 10uF capacitor to maintain stability. The SCLK frequency should be within the specified range to ensure accurate conversion.
AD7988-5BCPZ - 16-Bit 500kSPS SAR ADC | Analog Devices
The AD7988-5BCPZ is a 16-bit, successive approximation register (SAR) analog-to-digital converter (ADC) from Analog Devices, offering a 500 kSPS throughput. It operates from a single power supply, VDD, and features a versatile serial interface port that is SPI-, QSPI-, MICROWIRE-, and DSP-compatible. The device is housed in a 10-lead LFCSP-WD (3x3 mm) package and is specified for operation from -40°C to +125°C. An ADC (analog-to-digital converter) is an electronic component that converts continuous analog signals into discrete digital numbers, enabling digital systems to process real-world signals. SAR ADCs use a binary search algorithm to determine the digital output, offering a good balance of speed, resolution, and power consumption. The AD7988-5 is part of the SAR ADC family, which is widely used in data acquisition systems, industrial process control, and medical instrumentation. Key features of the AD7988-5 include ultra-low power consumption, making it suitable for battery-powered and portable applications. It supports a wide logic interface range from 1.8 V to 5 V via the separate VIO supply, allowing direct connection to various microcontrollers and DSPs. The device also supports daisy-chaining multiple ADCs on a single 3-wire bus using the SDI input, simplifying system design and reducing pin count. The AD7988-5 uses a successive approximation architecture with an internal capacitive DAC, providing high accuracy and low noise. It includes a track-and-hold circuit that captures the input signal, and the conversion result is output serially. The device features a power-down mode to reduce current consumption between conversions, further enhancing its efficiency in duty-cycled applications. Typical applications include battery-powered instrumentation, portable medical devices, data acquisition systems, and industrial process control. Its high throughput and low power make it ideal for applications requiring continuous monitoring of multiple channels, such as multi-channel data loggers and portable analyzers. When designing with the AD7988-5, ensure that the reference voltage is stable and well-decoupled, as it directly affects conversion accuracy. The analog input should be driven by a low-impedance source to avoid sampling errors, and proper PCB layout with separate analog and digital grounds is recommended to minimize noise.
AD7992BRMZ-1-R2 - 12-Bit 2-Ch SAR ADC, I2C, 10-MSOP | Analog Devices
The Analog Devices AD7992BRMZ-1-R2 is a 12-bit, 2-channel successive-approximation analog-to-digital converter (SAR ADC) with an I2C-compatible serial interface, housed in a 10-pin MSOP (RM-10) package. It operates from a single 2.7 V to 5.5 V supply, supports up to 2 I2C addresses, and offers a 2 us conversion time per channel. The -1 variant supports standard, fast, and high-speed I2C modes (up to 3.4 MHz), and ships on a 250-piece reel (suffix -R2). An ADC (analog-to-digital converter) is a data-acquisition IC that samples continuous analog signals and translates them into discrete digital codes for downstream processors, microcontrollers, or FPGAs. SAR ADCs use a successive-approximation register and an internal DAC to perform one bit per clock cycle, achieving deterministic latency that is ideal for multiplexed multi-channel systems. The AD7992 belongs to the broader data-converter hierarchy: ADC -> data converter -> signal chain IC -> mixed-signal semiconductor, sitting between the analog sensor front end and the digital host. Key features include a 2-channel input multiplexer with track-and-hold, an external reference input from 1.2 V to VDD for maximum dynamic range, automatic or command-driven conversion modes controlled via the CONVST pin or the I2C bus, and a wide operating temperature range of -40C to +125C. The device consumes only a few milliwatts in operation and provides excellent DC accuracy for its class. Typical applications include system monitoring and battery-cell monitoring in portable equipment, transducer/sensor signal acquisition, process-control loop read-back, and digital-system analog housekeeping (supply rails, temperature, current). The small 10-MSOP footprint, low power, and I2C connectivity make it a strong fit for space-constrained, multi-rail designs. When designing with the AD7992BRMZ-1-R2, choose the external reference carefully - the input range scales with VREF, so a 5 V reference allows true 0-5 V single-ended or pseudo-differential sensing without external dividers. Decouple VDD with a 0.1 uF ceramic placed within 5 mm of the pin and keep analog/digital grounds joined at a single star point. Pull-up resistors on SDA/SCL must be sized for the chosen I2C speed (4.7 kohm at 400 kHz, 1 kohm at 3.4 MHz). This page consolidates distributor pricing from DigiKey, Mouser, and Octopart, drop-in alternatives that share the 10-MSOP footprint, and practical design notes not included in the manufacturer datasheet.
AD7993BRU-0REEL - 10-Bit 4-CH SAR ADC, I2C, 16-TSSOP
The Analog Devices AD7993BRU-0REEL is a 4-channel, 10-bit, successive-approximation analog-to-digital converter (SAR ADC) that operates from a single 2.7 V to 5.5 V supply and achieves up to 188 kSPS throughput with a typical 2 us conversion time, housed in a 16-lead TSSOP package delivered on tape-and-reel. A SAR ADC is a class of analog-to-digital converter that uses a binary-search successive-approximation register to convert an input sample in N clock cycles for N bits of resolution. SAR ADCs occupy the middle ground between flash ADCs (fast, power-hungry, low resolution) and sigma-delta ADCs (high resolution, slow). They are the workhorse choice for general-purpose data acquisition, sensor readout, and microcontroller/microprocessor monitoring rails where both speed and resolution matter. The AD7993 specifically integrates a four-input multiplexer and track-and-hold amplifier, allowing four analog sources to share one ADC, reducing both BOM cost and PCB area. Key features include four single-ended analog input channels, an I2C-compatible two-wire serial interface (standard, fast, and high-speed modes), 188 kSPS throughput, automatic sequencer operation, a hardware/software shutdown mode, and an automatic cycle interval timer. The wide 2.7 V to 5.5 V supply range permits direct interfacing to both 3.3 V microcontrollers and 5 V legacy systems. Low power consumption makes the part well-suited to battery-aware designs. Architecturally, the AD7993 uses a charge-redistribution DAC core combined with an on-chip input track-and-hold rated for input bandwidths up to 11 MHz. The integrated input multiplexer supports both sequential and per-conversion channel selection. The I2C address is partially hardware-configurable, allowing up to three AD7993s on a single bus. The sequencer can also be set to cycle automatically across all four inputs. Typical applications include system monitoring (board-level voltage, current, and temperature supervision), portable instrumentation, battery-powered sensor readout, multi-cell battery monitoring, and process-control front-ends. The TSSOP-16 footprint drops onto a small footprint that is easy to lay out next to a microcontroller. The wide supply range avoids the need for level shifters on most 5 V analog rails. When designing with this part, ensure that the I2C bus pull-ups match the chosen speed mode (4.7 kohm for standard, lower for fast/high-speed) and that the reference voltage (VDD) is well decoupled with a 10 nF + 1 uF capacitor pair to limit conversion noise. The shutdown current is sub-microamp, so it is safe to leave the ADC off during long idle periods.
AD7994BRU-0REEL - 4-Ch 12-Bit 188kSPS SAR ADC I2C 16-TSSOP
The Analog Devices AD7994BRU-0REEL is a 4-channel, 12-bit successive approximation register (SAR) analog-to-digital converter with an I2C-compatible serial interface, housed in a 16-pin TSSOP package and supplied on a 7-inch reel. A SAR ADC is a type of data converter that performs a binary search through successive approximations against a precision DAC to digitize an analog input, achieving an excellent balance between speed, accuracy, and power consumption for mid-rate applications. Within the broader signal chain hierarchy, the AD7994 sits between the analog front-end (sensors, op-amps, muxes) and the digital controller (microcontroller, FPGA, ASIC), functioning as a power-management-aware mixed-signal IC. ADCs in the 10-12 bit, 100kSPS-1MSPS class are the workhorse of industrial monitoring, portable instrumentation, and embedded sensor readback. Key features of the AD7994BRU-0REEL include a 188 kSPS throughput rate, a 2 microsecond typical conversion time, single 2.7 V to 5.5 V supply operation, and four single-ended analog input channels with a track-and-hold amplifier that supports input bandwidths up to 11 MHz. The device also provides an automatic cycle mode for sequential channel scanning, pin-selectable I2C addressing via the AS pin for bus sharing, and an automatic shutdown mode that reduces supply current to a typical 1 microamp between conversions. Technically, the AD7994 uses a charge-redistribution SAR core with an internal clock derived from the I2C SCL line, eliminating the need for an external crystal or oscillator. The integrated 4-channel analog multiplexer and track-and-hold block allow ratiometric or absolute measurements against VDD, and the wide input bandwidth preserves transient integrity for multiplexed signals. Typical applications include battery monitoring in portable equipment, sensor array reading in industrial control, panel meters and instrumentation, and digital system monitoring of temperature, pressure, or supply rails. Compact 16-lead TSSOP packaging keeps the part footprint compatible with space-constrained designs. When designing with this part, observe the I2C address-scheme strategy (AS pin logic level) to avoid bus conflicts when multiple AD799x devices share the same controller. Decouple VDD with a 0.1 microfarad ceramic capacitor placed as close as possible to the supply pin, and keep analog traces short and guarded by the AGND pin to minimize digital coupling into the conversion result. This page synthesizes distributor pricing, cross-brand drop-in alternatives, and practical design notes that are not collected in the bare manufacturer datasheet.
AD7995YRMZ-0 - 10-Bit SAR ADC, 4-Channel I2C | Analog Devices
The Analog Devices AD7995YRMZ-0 is a 10-bit, low-power, successive approximation (SAR) analog-to-digital converter with an I2C-compatible serial interface, housed in an 8-pin MSOP package. It offers 3 or 4 analog input channels (one input pin doubles as an external reference), 1 µs typical conversion time, and operates from a single 2.7 V to 5.5 V supply. The -0 suffix denotes the specific I2C address variant and the YRMZ industrial/automotive temperature range (-40 °C to +125 °C). A successive approximation ADC (SAR ADC) is a type of analog-to-digital converter that uses a binary search algorithm through an internal DAC to converge on the input voltage in N clock cycles for N-bit resolution. SAR ADCs sit in the data-converter hierarchy under analog-to-digital converters, which themselves belong to the broader mixed-signal / data acquisition IC family. They are favored for their deterministic latency, low power consumption, and ease of use in multiplexed multi-channel applications. The AD7995YRMZ-0 features an integrated track-and-hold amplifier, automatic channel sequencing, and an I2C-compatible interface supporting standard (100 kHz), fast (400 kHz), and high-speed (3.4 MHz) modes. With an analog input range of 0 V to VDD, low current consumption, and a small MSOP-8 footprint, it is well suited for space-constrained battery-powered monitoring. Its specified VDD maximum of 5.5 V makes it compatible with both 3.3 V and 5 V system rails. Typical applications include automotive sensor monitoring (battery management, temperature, pressure), portable instrumentation, system supervision and housekeeping ADCs in micro-controller-based designs, multi-zone thermal monitoring, and industrial process control. The wide operating temperature range also makes it appropriate for outdoor or automotive-grade installations. When designing with this part, place the decoupling capacitor (typically 100 nF) as close as possible to the VDD pin and observe the I2C address-selection convention used by the -0 suffix. The conversion result register must be read before the next conversion completes to avoid data loss in continuous-conversion mode.
AD872ASD/883B - 12-Bit 10MSPS ADC | Analog Devices | Military
The AD872ASD/883B is a complete monolithic 12-bit, 10 MSPS analog-to-digital converter (ADC) from Analog Devices, featuring an on-chip high-performance track-and-hold amplifier (THA) and voltage reference. It is designed for military applications, operating over the full -55°C to +125°C temperature range. The device is packaged in a 28-pin ceramic dual-in-line package (CDIP) and is screened to MIL-STD-883 Class B, ensuring high reliability in harsh environments. An analog-to-digital converter (ADC) is a device that converts continuous analog signals into discrete digital numbers, enabling digital processing of real-world signals. The AD872ASD/883B is a high-speed, 12-bit ADC that samples at 10 MSPS, making it suitable for applications requiring fast and accurate digitization, such as radar, electronic warfare, and high-speed data acquisition. It uses a proprietary BiCMOS architecture that balances speed and power consumption, and it includes an internal track-and-hold amplifier to maintain signal integrity during conversion. Key features of the AD872ASD/883B include 12-bit resolution, a 10 MSPS sampling rate, and a parallel output interface. It operates from ±5V power supplies and features a proprietary method ADC architecture. The device is available in a 28-pin ceramic DIP, which provides excellent thermal performance and hermetic sealing for military and aerospace environments. The MIL-STD-883 Class B screening ensures compliance with stringent military quality standards. Technically, the AD872ASD/883B integrates a track-and-hold amplifier and a voltage reference on-chip, reducing external component count and simplifying system design. The BiCMOS process technology enables high-speed operation while maintaining low power dissipation. The parallel word access output allows direct interface to digital signal processors (DSPs) and microcontrollers. The device is specified for operation from -55°C to +125°C, making it suitable for extreme temperature environments. Typical applications include military radar systems, electronic warfare, high-speed data acquisition, and instrumentation. The AD872ASD/883B is also used in avionics and satellite communication systems where high reliability and wide temperature range are critical. Its 10 MSPS sampling rate and 12-bit resolution provide the performance needed for demanding signal processing tasks. When designing with the AD872ASD/883B, ensure proper decoupling of the ±5V supplies and a clean analog ground plane to minimize noise. The internal reference simplifies design, but external reference can be used for improved accuracy. The parallel output should be buffered to avoid loading effects. Given its military-grade screening, the device is ideal for defense and aerospace applications where reliability is paramount.
AD9002TD/883B - 8-Bit 150MSPS ADC | Analog Devices
The AD9002TD/883B is a high-speed 8-bit monolithic analog-to-digital converter (ADC) manufactured by Analog Devices. It features a 150 MSPS encode rate, low input capacitance of 17 pF, and operates from a single -5.2 V supply. The device is packaged in a 28-pin ceramic DIP (CDIP28) and is MIL-STD-883 compliant, making it suitable for military and aerospace applications. The AD9002TD/883B is designed for high-speed signal processing in radar systems, digital oscilloscopes, ATE equipment, laser/radar warning receivers, and digital radio applications. An analog-to-digital converter (ADC) is an electronic device that converts continuous analog signals into discrete digital numbers. The AD9002TD/883B is a flash ADC, which uses 256 parallel comparators to achieve high-speed conversion. Flash ADCs are known for their extremely high sampling rates, making them ideal for applications requiring real-time digitization of wideband signals. The AD9002TD/883B is part of the broader ADC product family, which includes successive approximation (SAR) and delta-sigma converters, but flash ADCs offer the highest speed at the cost of higher power consumption and lower resolution. Key features of the AD9002TD/883B include its 150 MSPS sampling rate, which allows it to digitize signals with bandwidths up to 75 MHz. The low input capacitance of 17 pF minimizes loading on the signal source, preserving signal integrity. The device operates from a single -5.2 V supply, simplifying power supply design. The MIL-STD-883 compliance ensures reliability in harsh environments, with an operating temperature range of -55°C to +125°C. The parallel output interface provides ECL-compatible outputs, enabling direct connection to high-speed digital logic. The AD9002TD/883B is fabricated using an advanced bipolar process, which enables its high-speed performance. The 256 comparator stages are decoded to drive the output latches, providing a clean digital output. The wide large-signal analog input bandwidth ensures accurate conversion of high-frequency signals. The device's power dissipation is [DATA_NEEDED: power dissipation], which should be considered in thermal design. Typical applications include radar systems, where the high sampling rate is essential for capturing fast-returning echoes. In digital oscilloscopes and ATE equipment, the AD9002TD/883B provides the necessary speed for accurate waveform digitization. Laser/radar warning receivers benefit from its wide bandwidth, and digital radio systems use it for IF sampling. The device's MIL-STD-883 compliance makes it suitable for defense and aerospace applications. When designing with the AD9002TD/883B, ensure proper decoupling of the -5.2 V supply and careful layout to minimize noise. The input signal should be buffered to avoid loading effects. The ECL outputs require termination to the appropriate voltage levels. Given its obsolescence, consider availability and potential alternatives for new designs.
AD9020KJ - 10-Bit 60 MSPS ADC | Analog Devices
The Analog Devices AD9020KJ is a 10-bit, 60 MSPS A/D converter with TTL-compatible outputs, a bipolar analog input, and a 56 dB signal-to-noise ratio at a 2.3 MHz input frequency. It is a monolithic sampling ADC identified by the KJ order code and supported by the Analog Devices AD9020 datasheet. The package and temperature details for this exact order code require confirmation from the current ordering guide. An ADC is an analog-to-digital converter, a data-acquisition IC that samples a continuous analog voltage and maps each sample to a digital code. The AD9020 belongs to the ADC and DAC hierarchy and targets instrumentation, communications, test and measurement, and professional video systems. Its 10-bit resolution provides 1,024 code levels, while its 60 MSPS sampling capability supports high-speed waveform capture when the complete signal chain meets the converter's timing and analog-input requirements. The verified manufacturer description identifies a 10-bit, 60 MSPS converter with TTL outputs and a bipolar analog input rated to 1.75 V. A listed feature value gives 56 dB SNR for a 2.3 MHz input, and a secondary data source reports low input capacitance of 45 pF. These characteristics make the device relevant where compact 10-bit conversion is preferred over higher-resolution but lower-speed converters. The datasheet also notes intermodulation testing at 2.3 MHz and 3.0 MHz input frequencies and power-supply sensitivity measurements, showing that dynamic and analog performance require careful test setup. The AD9020 uses a sample-and-hold input architecture and produces parallel digital output codes. Proper operation requires compliant analog drive, adequate source settling for the approximately 45 pF input capacitance, and interface timing that respects the converter's acquisition and output delay. Digital capture circuits should account for output skew and account for the required settling interval before sampling the 10-bit word. Exact logic thresholds and output timing must be taken from the manufacturer datasheet. Typical applications include digital oscilloscopes, medical imaging equipment, professional video systems, communications infrastructure, and industrial data-acquisition modules. For oscilloscopes and medical imaging, the AD9020 offers a useful balance of speed and 10-bit resolution, while professional video designs benefit from its 60 MSPS conversion rate. System designers should select external amplifiers and filters based on the analog input range and capacitance rather than assuming that an ADC can compensate for inadequate signal conditioning. When designing around the AD9020KJ, begin by confirming the package, pinout, grade, temperature range, and availability for the exact KJ suffix. Use the manufacturer's AD9020 data sheet and current ordering information rather than treating the base AD9020 name as complete orderable metadata. Keep high-speed analog traces short, provide a stable reference and supply arrangement, and verify interface timing with the assembled system. This page separates verified AD9020-family information from order-code details that were not present in the supplied records.
AD9051BRSRL - 10-Bit 60 MSPS Pipelined ADC | Analog Devices
The Analog Devices AD9051BRSRL is a 10-bit monolithic sampling analog-to-digital converter (ADC) with an integrated track-and-hold (T/H) amplifier and on-chip voltage reference, packaged in a 28-pin SSOP (5.30 mm body width) and shipping in Tape & Reel format. The device delivers 60 MSPS sampling rate with 9.3 effective number of bits (ENOB) at 10.3 MHz input and consumes only 250 mW of total power at full 60 MSPS rate, all from a single +5 V supply. It uses a pipelined architecture fabricated on a BiCMOS process to balance high dynamic performance against low cost. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples a continuous analog input and converts it to a discrete digital code at a defined sample rate. Within the converter taxonomy, the AD9051 falls into the pipeline ADC category - pipelined sub-family - which sits between flash converters (faster but power-hungry) and successive-approximation ADCs (lower power but slower). Pipeline ADCs are the workhorses of mid-bandwidth communications, instrumentation, and imaging systems. The 60 MSPS / 10-bit combination places the AD9051 in the entry-to-mid range of that family, where cost, ENOB, and power efficiency matter more than absolute speed. Key features include a selectable input bandwidth of 50 MHz or 130 MHz (user-selectable via a logic pin), a single +5 V supply requirement, and a built-in sample-and-hold that eliminates the need for an external front-end T/H. The reference is also internal, which simplifies PCB layout and reduces bill-of-materials cost. Industrial-temperature-range operation (-40 C to +85 C) and SSOP packaging allow the part to be used in dense, surface-mount designs where 28-pin dual-inline footprints are too tall. The AD9051's pipelined architecture samples on a clock edge, then processes each stage through low-resolution sub-ADCs and DACs, with inter-stage gain and digital error correction. The BiCMOS process allows fast analog sampling with low digital leakage, supporting 9.3 ENOB at 10.3 MHz input; this is more than adequate for video-rate and IF-sampling digitizers. The internal reference is trimmed at the factory, removing the need for an external reference and the associated routing noise. Typical applications include ultrasound imaging front ends, IF-sampling communication receivers, CCD/imaging camera digitizers, and low-cost instrumentation digitizers. The 50/130 MHz selectable bandwidth makes it equally usable for narrow-band IF strips and wider baseband signals such as composite video. The 250 mW power budget is friendly to fanless medical and industrial enclosures. When designing with the AD9051, run the encode clock from a low-jitter source and decouple AVDD and DVDD close to the pins. The selectable input bandwidth pin should be tied high or low before conversion begins; glitching this pin during operation can corrupt samples. Drive the analog input through a wideband op-amp with at least 100 MHz gain-bandwidth product for full-Nyquist linearity. This page combines distributor pricing, drop-in alternative parts, and design notes - a synthesis not found in the standalone AD9051 datasheet.
AD9051BRSRL-2V - 10-Bit 60 MSPS ADC, 28-SSOP | Analog Devices
The Analog Devices AD9051BRSRL-2V is a 10-bit monolithic sampling analog-to-digital converter (ADC) with a maximum sample rate of 60 MSPS, an onboard track-and-hold amplifier, and an internal voltage reference, housed in a 28-pin SSOP package and supplied on a 7-inch tape-and-reel. The part is specified over the industrial temperature range (-40C to +85C) and operates from a single +5 V analog supply; the digital outputs are CMOS-compatible and can be configured for either 5 V or 3 V logic levels, while the encode clock input is TTL-compatible. An analog-to-digital converter is a data-acquisition building block that converts a continuous-time analog input into a discrete digital code at a sampling clock rate, and belongs to the broader hierarchy of mixed-signal IC -> ADC -> pipelined/flash ADC -> semiconductor. The two-step (sub-ranging) architecture used in the AD9051 is optimized to deliver the best dynamic performance available while still keeping total power dissipation low, which makes it a popular choice for cost-driven designs that still need solid spurious-free dynamic range and signal-to-noise ratio. Key specifications include 60 MSPS sampling rate, 9.3 effective number of bits (ENOB) at fIN = 10.3 MHz, 250 mW total power consumption at 60 MSPS, a user-selectable input bandwidth of either 50 MHz or 130 MHz, and on-chip track-and-hold plus voltage reference. The internal T/H relaxes front-end analog driver requirements and the integrated reference eliminates an external reference component, reducing both BOM count and board area in cost-sensitive designs. Typical applications for the AD9051BRSRL-2V include digital video, professional CCD imaging, digital oscilloscopes, low-cost digital still cameras, portable instrumentation, and IF-sampling communication receivers where the selectable input bandwidth simplifies front-end anti-alias filter design. When laying out the PCB, keep the analog input traces short and use a solid ground plane; the encode clock should be routed with controlled impedance and kept away from the analog inputs to preserve SNR.
AD9054ABSTZ-200 - 8-Bit 200 MSPS ADC | Analog Devices
The Analog Devices AD9054ABSTZ-200 is an 8-bit monolithic analog-to-digital converter (ADC) optimized for high speed, low power, small size, and ease of use. Delivering a 200 MSPS guaranteed encode rate and a 350 MHz full-power analog bandwidth, the part is housed in a 44-pin LQFP (10x10 mm) package with exposed thermal pad. It operates from a single +5 V analog supply plus an ECL/LVDS-compatible clock, with an internal 2.5 V reference and an internal track-and-hold (T/H) front end. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts a continuous-time analog voltage or current into a discrete digital code word at a defined sample rate. Within the converter hierarchy, ADCs sit beneath data converters, which are themselves part of the signal chain IC family. 8-bit, >100 MSPS converters such as the AD9054A target applications where high sample rate and wide analog bandwidth matter more than bit depth, including IF sampling, instrumentation, digital oscilloscope front ends, and digital data-acquisition recorders. Key features of the AD9054ABSTZ-200 include 200 MSPS guaranteed conversion rate, 350 MHz analog input bandwidth, 1 V p-p analog input range for ease of interface, integrated dual-port architecture (per Analog Devices datasheet), and low power consumption relative to competitive 8-bit solutions. Per the Analog Devices datasheet, SNR is approximately 47 dB at 200 MSPS and SFDR is about 53 dB, with aperture delay and aperture jitter tightly controlled to support time-domain imaging. Operating temperature range is -40C to +85C, making the ADC suitable for industrial environments. Architecture-wise, the part is built on a bipolar process using an internal pipelined topology with error-correction logic across the first stages, paired with an on-chip reference and T/H. This combination reduces external component count and removes the need for external reference buffers. The LQFP-44 footprint has a Gull-Wing lead finish and supports standard SMT reflow profiles. Typical applications include IF sampling in communications receivers, digital oscilloscope and digitizer front ends, medical imaging signal paths (ultrasound / MRI baseband), radar preprocessing in defense and aerospace hardware, and high-speed data acquisition in test-and-measurement equipment. The 44-LQFP (STZ) package enables straightforward four-layer PCB layouts with controlled-impedance clock routing. When designing with the AD9054ABSTZ-200, source-terminate the clock at the driver and provide a clean analog ground plane tied through a single star point to the digital return, because the 350 MHz analog bandwidth makes the device very sensitive to ground bounce. Decouple AVDD with a 0.1 uF ceramic plus 10 uF tantalum placed within 5 mm of each supply pin, and verify SFDR is not degraded by the chosen clock source jitter (per the Analog Devices datasheet, jitter should remain below 0.5 ps RMS for full performance). This page synthesizes distributor pricing, drop-in same-family alternatives from Analog Devices, and verified cross-brand web-data equivalents - going beyond a basic datasheet reprint to support sourcing and design decisions.
AD9057BRS-60 - 8-Bit 60MSPS ADC | Analog Devices
Analog Devices AD9057BRS-60 is an 8-bit monolithic analog-to-digital converter (ADC) optimized for low cost, low power consumption, small package size, and ease of use. It supports up to 60 MSPS encode rate in the BRS-60 speed grade, with the same die also offered in 40 MSPS (BRS-40) and 80 MSPS (BRS-80) grades. The part integrates a 120 MHz full-power analog input bandwidth track-and-hold amplifier, an internal +2.5 V reference, and a single +5 V supply LDD-style digital interface, all housed in a 20-pin SSOP (RS-20) package. An 8-bit ADC is a converter that quantizes an analog input signal into 256 discrete digital codes (2^8) at a specified sample rate. In the broader taxonomy, the AD9057 belongs to flash / pipelined ADCs (sub-category of data converters), which sit inside signal-chain ICs and ultimately under analog/mixed-signal ICs. ADCs of this class are typically used as the front-end digitizer between a sensor or analog conditioning stage and a digital ASIC, FPGA, or DSP that performs further processing. Key features of the AD9057BRS-60 include 200 mW typical power dissipation at full sample rate, a 10 mW power-down mode for portable/battery applications, an on-chip 2.5 V reference that eliminates an external reference IC, 1 V p-p analog input range, single +5 V analog supply operation, and 3 V logic interface compatibility. The 120 MHz analog input bandwidth comfortably exceeds the 60 MSPS Nyquist requirement, allowing gentle anti-alias filter design and supporting undersampling IF architectures. The integrated track-and-hold minimizes aperture jitter and sample-rate-dependent phase error. Architecturally, the AD9057 is implemented as an 8-bit flash ADC with a front-end sample-and-hold and on-chip reference. The flash architecture gives single-cycle latency (one clock of pipeline delay is sometimes quoted for the pipelined grade) and excellent dynamic performance for repetitive or single-shot digitizations. Encoding logic is TTL/CMOS-compatible, allowing direct connection to a 5 V-tolerant FPGA or 3.3 V logic without level shifters in most cases. Typical applications include digital oscilloscopes, professional video digitizers, CCD/camera signal processing, medical ultrasound receive paths, cable modem upstream/downstream QAM demodulators, and general-purpose data-acquisition front ends. The 60 MSPS grade is the balanced middle option of the family: it provides more headroom than 40 MSPS for wide-bandwidth signals while consuming less power than the 80 MSPS grade. Design tip: keep the analog input trace impedance-controlled (typically 50 ohm or 75 ohm) and place a termination resistor at the ADC input pin to damp the track-and-hold kick-back; add small RC anti-alias filtering ahead of the input. Decouple VDD with 0.1 uF and 10 uF ceramic capacitors placed within 5 mm of the supply pins. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes that go beyond what the manufacturer datasheet provides alone.
AD9057BRSRL60SP211 - 8-Bit 60MSPS ADC, 20-SSOP | Analog Devices
The Analog Devices AD9057BRSRL60SP211 is an 8-bit monolithic analog-to-digital converter (ADC) operating at 60 MSPS encode rate, housed in a 20-pin SSOP package. It is part of the AD9057 family which offers 40 MSPS, 60 MSPS, and 80 MSPS speed grades, with a full-power analog input bandwidth of 120 MHz. The SRL60SP211 suffix encodes the 60 MSPS grade and the 20-SSOP packaging on tape-and-reel. According to the AD9057 product page, this converter is optimized for low cost, low power, small size, and ease of use. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples a continuous-time analog voltage at discrete intervals and quantizes each sample into a digital code. ADCs sit at the boundary between the analog front end (sensors, amplifiers, anti-alias filters) and the digital signal processing back end (FPGA, ASIC, microcontroller). The hierarchy places this part as: flash-style or two-step ADC -> ADC -> data converter -> mixed-signal IC -> semiconductor. Low-cost 8-bit ADCs like the AD9057 are commonly used in image processing, video digitizing, IF sampling communications, and instrumentation, where 60 dB of dynamic range and tens-of-MHz bandwidth are sufficient. Key features include single +5 V analog supply operation, low power consumption (typically <250 mW at 60 MSPS), TTL-compatible outputs, an internal +2.5 V reference, and a single-ended analog input. The 120 MHz analog bandwidth allows the part to under-sample IF signals or sample baseband signals with wide bandwidth. The 20-pin SSOP package is a thin shrink small-outline surface-mount package that is footprint-compatible across the AD9057 40/60/80 MSPS speed grades, enabling PCB reuse when board designers need to switch speed grades. The AD9057 architecture uses an internal track-and-hold front end followed by a 2-step flash quantizer, achieving 8-bit linearity without requiring external sample-and-hold or reference components. Encode (clock) inputs are TTL/CMOS compatible, and the digital outputs are 3-state TTL outputs for direct connection to an FPGA, ASIC, or backplane. The internal +2.5 V reference can be driven externally for system-wide calibration or left unconnected to use the internal reference as default. Typical applications include professional and consumer video digitizing, image processing front ends for line-scan or area-scan cameras, low-cost digital oscilloscope input stages, IF sampling for low-IF radios, and instrumentation data acquisition. The 60 MSPS grade is selected when designers need to balance sample rate against cost without paying for the 80 MSPS headroom. When designing with the AD9057BRSRL60SP211, pay attention to the analog input network: a 50 ohm termination followed by an AC-coupling capacitor and a bias network is typical, with an anti-alias filter preceding the ADC input. Decouple AVDD and DVDD with 0.1 uF ceramic capacitors placed as close to the pins as possible. Leave the exposed pad (where applicable) soldered to the ground plane for thermal dissipation. This page synthesizes verified distributor pricing, same-brand drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
AD90585 - Dual 8-Bit 50 MSPS ADC | Analog Devices
The AD90585 is a dual 8-bit analog-to-digital converter (ADC) from Analog Devices, designed for high-speed data acquisition in communications and instrumentation systems. It integrates two independent 8-bit ADCs on a single monolithic IC, each capable of conversion rates up to 50 MSPS. The device includes an optional on-board voltage reference, simplifying system design and reducing external component count. The AD90585 operates from ±5V power supplies and features a flexible input range, making it suitable for a variety of signal conditioning topologies. An analog-to-digital converter (ADC) is a critical building block in digital signal processing chains, converting continuous analog signals into discrete digital values for processing by microcontrollers, DSPs, or FPGAs. The AD90585 belongs to the family of high-speed flash ADCs, which use a parallel comparator architecture to achieve very high sampling rates. This architecture is ideal for applications requiring wide bandwidth and low latency, such as radar, communications, and medical imaging. Key features of the AD90585 include two matched ADCs on a single chip, ensuring excellent channel-to-channel matching for applications like quadrature demodulation. The device offers a low power consumption of less than 1W, making it suitable for portable and power-sensitive designs. The low input capacitance of 10 pF minimizes loading on the driving amplifier, preserving signal integrity. The on-board voltage reference provides a stable and accurate reference, eliminating the need for an external reference in many designs. The AD90585 uses a flash architecture with a resistor ladder and comparator bank, achieving high-speed conversion with minimal latency. The device includes a reference ladder offset feature, which uses 2 kΩ pull-down resistors on the output data bits to equalize rise and fall times at high conversion rates, easing data latching into external logic. This design consideration is critical for reliable operation above 40 MSPS. Typical applications include quadrature demodulation for communications, digital oscilloscopes, and other high-speed data acquisition systems. The dual-channel architecture is particularly advantageous in I/Q demodulation, where two matched ADCs are required to process in-phase and quadrature components simultaneously. The low power and small footprint make it suitable for embedded systems and portable instrumentation. When designing with the AD90585, ensure that the analog input is properly buffered and that the reference ladder offset resistors are included for high-speed operation. The device requires careful PCB layout to minimize parasitic capacitance and maintain signal integrity. The ±5V supplies should be well-decoupled to avoid noise coupling into the analog input.
AD9058AJJ - Dual 8-Bit 50 MSPS ADC | Analog Devices | JLCC-44
The Analog Devices AD9058AJJ is a dual 8-bit 50 MSPS analog-to-digital converter that integrates two independent high-performance flash ADCs on a single monolithic IC, housed in a 44-pin JLCC (J-lead ceramic chip carrier) package measuring 16.39 x 16.39 mm. Each ADC channel supports up to 50 MSPS conversion rate with optimized dynamic performance (SNR and ENOB), and an optional onboard +2 V voltage reference can drive both ADCs for unipolar positive 0 V to +2 V input operation. An ADC (analog-to-digital converter) is a data converter integrated circuit that samples continuous analog signals and quantizes them into discrete digital codes for downstream DSP, storage, or transmission. The AD9058AJJ is a flash-architecture dual ADC - flash converters use a parallel bank of comparators to perform conversion in a single clock cycle, achieving the highest sampling speed among ADC architectures at the cost of higher power consumption and silicon area. As a dual device, the AD9058AJJ belongs to the data converter IC family within mixed-signal semiconductor products. Key features include 50 MSPS sampling rate per channel, 8-bit resolution, two independent ADC channels on one die, an optional internal +2 V reference, low input capacitance, and a wide analog input bandwidth supporting video and IF-sampling applications. The 44-pin JLCC hermetic package supports both commercial (0 C to +70 C) and military (-55 C to +125 C) temperature ranges for harsh-environment systems. The flash architecture eliminates the need for external sample-and-hold circuits in many applications, and the dual-channel integration reduces board space, BOM count, and channel-to-channel skew in I/Q or dual-channel data acquisition paths. With a single -5.2 V analog supply and TTL-compatible digital outputs, the AD9058AJJ interfaces directly to standard logic families. Typical applications include digital oscilloscopes, medical imaging front-ends, radar and sonar signal processing, I/Q demodulation for communications, professional video digitizers, and any dual-channel high-speed data acquisition system requiring matched ADC channels on a single substrate. When designing with this device, provide a low-impedance analog ground plane and decouple supplies close to the package; mismatch between the two ADC channels can be exploited for I/Q applications but must be characterized for matched-path designs. This page synthesizes distributor pricing, parametric drop-in alternatives, and practical design notes not consolidated in the manufacturer datasheet.
AD9081BBCZ - Quad 16-Bit 12GSPS RF DAC & 12-Bit 4GSPS ADC | Analog Devices
The AD9081BBCZ is a highly integrated mixed signal front end (MxFE) from Analog Devices, combining a quad, 16-bit, 12 GSPS RF digital-to-analog converter (DAC) core and a quad, 12-bit, 4 GSPS RF analog-to-digital converter (ADC) core. This device is designed for wideband communication systems, radar, and test and measurement applications, offering exceptional dynamic range and bandwidth. The AD9081 features a 16-lane, 24.75 Gbps JESD204C or 15.5 Gbps JESD204B serial interface, enabling high-speed data transfer to FPGAs and ASICs. The device is packaged in a 324-ball BGA-ED (15x15 mm) package, providing excellent thermal and electrical performance. A mixed signal front end (MxFE) is a single-chip solution that integrates high-speed data converters with analog front-end circuitry, such as amplifiers, filters, and mixers, to interface directly with RF signals. In the signal chain hierarchy, the MxFE sits between the antenna and the digital baseband processor, replacing multiple discrete components with a single, highly integrated device. This integration reduces board space, power consumption, and design complexity while improving performance by minimizing parasitic effects and signal degradation. Key features of the AD9081 include a 16-bit DAC with a maximum sample rate of 12 GSPS, a 12-bit ADC with a maximum sample rate of 4 GSPS, and a flexible digital signal processing (DSP) chain with programmable decimation and interpolation filters. The device supports multiple operating modes, including single-band and multi-band configurations, and offers a wide input frequency range up to 5 GHz for the ADC and output frequency range up to 7 GHz for the DAC. The AD9081 also includes an integrated clock multiplier, phase-locked loop (PLL), and digital up/down converters, simplifying system design. The AD9081 utilizes advanced BiCMOS process technology, achieving high linearity and low noise performance. The DAC features a spurious-free dynamic range (SFDR) of [DATA_NEEDED: SFDR] dBc, while the ADC achieves a signal-to-noise ratio (SNR) of [DATA_NEEDED: SNR] dBFS. The device operates from a 1.0 V core supply and 1.8 V I/O supply, with a total power dissipation of [DATA_NEEDED: power dissipation] W. The JESD204C interface supports subclass 1 deterministic latency, ensuring precise synchronization across multiple devices. Typical applications include 5G massive MIMO base stations, phased array radar, electronic warfare, and broadband test and measurement equipment. The AD9081's high sample rates and wide bandwidth make it ideal for direct RF sampling architectures, eliminating the need for multiple downconversion stages. In 5G systems, the device enables the digitization of entire frequency bands, simplifying the radio design and improving flexibility. When designing with the AD9081, careful attention must be paid to power supply decoupling and clock jitter, as these directly impact the converter's dynamic performance. The device requires a clean, low-jitter clock source, and the use of high-quality bypass capacitors is essential. Additionally, the thermal management of the 324-ball BGA package should be considered, as the device can dissipate significant power at high sample rates.
AD9172BBCZ - Dual 16-Bit 12.6 GSPS RF DAC | Analog Devices
The AD9172BBCZ is a high-performance, dual, 16-bit digital-to-analog converter (DAC) from Analog Devices, designed for direct-to-RF wireless applications. It supports DAC sample rates up to 12.6 GSPS and features an 8-lane, 15 Gbps JESD204B data input port, an on-chip DAC clock multiplier, and advanced digital signal processing (DSP) capabilities for single-band and multiband signal generation. The device is housed in a 144-ball BGA-ED (10x10 mm) package, offering a compact solution for high-density RF systems. A digital-to-analog converter (DAC) is an electronic component that converts digital data into an analog signal. In RF applications, a high-speed DAC like the AD9172 enables direct synthesis of radio frequency signals, eliminating the need for multiple upconversion stages. This reduces system complexity, power consumption, and board space. The AD9172 belongs to the family of RF DACs, which are specialized data converters optimized for generating signals in the gigahertz frequency range, often used in software-defined radios, radar, and communications infrastructure. Key features of the AD9172 include dual 16-bit DAC cores, a maximum sample rate of 12.6 GSPS, and an integrated JESD204B interface supporting up to 15 Gbps per lane. The on-chip clock multiplier allows flexible clocking from lower-frequency references, simplifying system design. The device also includes digital upconversion (DUC) and channelizer blocks, enabling multiband operation and reducing the digital processing load on FPGAs or ASICs. These features make the AD9172 ideal for applications requiring wide instantaneous bandwidth and high spectral purity. From a technical perspective, the AD9172 leverages advanced CMOS process technology to achieve high-speed operation while maintaining excellent dynamic performance. The DAC architecture includes a current-steering core with integrated output matching, providing a differential output that can drive RF transformers or amplifiers directly. The device supports multiple operating modes, including real and complex output, and offers programmable interpolation filters to optimize signal quality. The JESD204B interface simplifies high-speed data transfer, reducing the number of digital I/O pins compared to parallel interfaces. Typical applications for the AD9172 include wireless base stations, radar systems, electronic warfare, and test and measurement equipment. In wireless infrastructure, the device enables direct RF synthesis for 5G NR and LTE signals, supporting carrier aggregation and MIMO configurations. In radar, the high sample rate and wide bandwidth allow generation of complex waveforms for improved target detection. The device is also suitable for software-defined radio platforms, where flexibility and performance are critical. When designing with the AD9172, careful attention must be paid to power supply decoupling and clock jitter, as these directly impact the output signal quality. The device requires multiple supply rails, and proper filtering is essential to achieve the specified noise and spurious performance. Additionally, the JESD204B interface must be configured correctly to ensure reliable data transfer, and the reference clock should be generated from a low-jitter source to minimize phase noise.
AD9173BBCZ - Dual 16-Bit 12.6 GSPS RF DAC | Analog Devices
The AD9173BBCZ is a high-performance, dual, 16-bit digital-to-analog converter (DAC) from Analog Devices, designed for demanding RF and wideband applications. It supports DAC sample rates up to 12.6 GSPS and features an 8-lane, 15.4 Gbps JESD204B data input port, enabling high-speed data transfer from FPGAs or ASICs. The device integrates a high-performance on-chip DAC clock multiplier and advanced digital signal processing (DSP) capabilities, including channelizers, making it ideal for single-band and multiband radio architectures. A digital-to-analog converter (DAC) is a device that converts digital signals into analog voltages or currents. In RF systems, high-speed DACs like the AD9173 are essential for generating wideband waveforms directly at radio frequencies, eliminating the need for multiple upconversion stages. The AD9173 belongs to the family of RF transceivers and data converters, which are critical components in modern communication systems, radar, and test equipment. Key features of the AD9173BBCZ include dual 16-bit DACs, a maximum sample rate of 12.6 GSPS, and a JESD204B interface with 8 lanes at 15.4 Gbps. The on-chip clock multiplier allows the use of a lower-frequency reference clock, simplifying system design. The device also offers a flexible digital upconversion (DUC) engine with multiple channelizers, supporting both single-band and multiband operation. These features enable direct RF synthesis, reducing system complexity and power consumption. From a technical perspective, the AD9173 utilizes a high-speed CMOS DAC core with advanced interpolation filters and numerically controlled oscillators (NCOs). The JESD204B interface supports subclass 1 deterministic latency, ensuring precise synchronization in multi-chip systems. The device operates from a 1.0V core supply and 1.8V/3.3V I/O supplies, with power dissipation typically around 2.5W at full sample rate. The 144-ball BGA-ED package (10x10 mm) provides excellent thermal performance and signal integrity for high-frequency operation. Typical applications for the AD9173BBCZ include wireless infrastructure (4G/5G base stations), radar systems, electronic warfare, and test and measurement equipment. Its high sample rate and wide bandwidth make it suitable for generating wideband signals in software-defined radios and direct RF sampling architectures. The device's multiband capability allows a single DAC to generate multiple carriers simultaneously, reducing component count and cost. When designing with the AD9173, careful attention must be paid to power supply decoupling and clock jitter. Use low-noise LDOs for analog supplies and a high-quality clock source to achieve optimal SNR and SFDR. The JESD204B interface requires proper termination and impedance matching to ensure error-free data transfer at 15.4 Gbps.