EPM9320GC280-20 vs EPM9320GC280-15 Сравнение
Подробное сравнение бок о бок EPM9320GC280-20 от Altera и EPM9320GC280-15 от Altera. Сравните ключевые характеристики, электрические параметры, упаковку, статус жизненного цикла, цены и наличие, чтобы выбрать лучший компонент для ваших требований.
Altera
EPM9320GC280-15 - 320-Macrocell MAX 9000 CPLD, 15ns, CPGA-280 | Altera
EPM9320GC280-15 ObsoleteСравнение характеристик
| Параметр | EPM9320GC280-20 | EPM9320GC280-15 |
|---|---|---|
| Бренд | Altera | Altera |
| Категория | FPGA & CPLD | FPGA & CPLD |
| Статус жизненного цикла | Obsolete | Obsolete |
| Наличие | In Stock | In Stock |
| Цена за единицу (USD) | $67,00 | $92,50 |
| Family | MAX 9000 | MAX 9000 (EPM9320) |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD - Complex Programmable Logic Device |
| Macrocells | 320 | 320 |
| Usable Gates | 6000 (approx.) | 6,000 |
| Logic Array Blocks (LABs) | 20 (16 macrocells each, typical for MAX 9000) | 20 (16 macrocells per LAB) |
| Maximum Operating Frequency | 100 MHz (internal counter) | — |
| Propagation Delay (tpd) | 23 ns (approx., -20 speed grade) | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V (5 V nominal) | 4.75 V to 5.25 V |
| Technology | CMOS EEPROM | — |
| In-System Programmability | Yes (5.0-V ISP via JTAG) | — |
| JTAG Support | IEEE Std. 1149.1 compliant | — |
| Корпус | 280-pin Ceramic Pin Grid Array (CPGA) | 280-pin Ceramic Pin Grid Array (CPGA-280) |
| Рабочая температура | [DATA_NEEDED: operating temperature grade] | 0 C to +70 C (commercial) |
| Тип монтажа | Through-Hole (PGA socket) | Through-hole (PGA socket) |
| Статус RoHS | unknown | ROHS3 compliant (per fpgalink listing) |
| Configuration Memory | EEPROM (non-volatile, instant-on) | — |
| Architecture | — | CMOS EEPROM-based, Multiple Array MatriX (MAX) |
| Pin-to-Pin Propagation Delay | — | 15 ns |
| Maximum Internal Frequency | — | 117.6 MHz |
| Maximum User I/O Pins | — | 164 |
| I/O Voltage Levels | — | 3.3 V or 5 V (configurable) |
| Programmability | — | 5.0-V in-system programmable (ISP) via IEEE 1149.1 JTAG |
| Уровень MSL | — | 3 (168 hours) |
| Technology Node | — | CMOS EEPROM, third-generation MAX |