Intel

EPM5192AQI100-15 - 192-Macrocell MAX 5000 PLD, 15ns, PQFP-100

Артикул: EPM5192AQI100-15 ✗ Снят с производства
В наличии Отправка в течение 1–3 рабочих дней
PQFP-100 (R-PQFP-G100), 100-pin Plastic Quad Flat Pack Package 83.3 MHz Speed
От $21.4 USD / шт.
MOQ: 1 |
Цена обновлена: 2026-09-12
Оптовые цены
Кол-во Цена за ед. Итого
1 $38.5 $38,50
10 $32.75 $327,50
100 $27.1 $2.710,00
500 $23.95 $11.975,00
1.000 $21.4 $21.400,00
ℹ️ Все цены указаны в USD

EPM5192AQI100-15 Обзор

The Altera EPM5192AQI100-15 is a high-density, 25ns (15ns pin-to-pin at commercial grade) CMOS Erasable Programmable Logic Device (EPLD) from the MAX® 5000 family, housed in a 100-pin Plastic Quad Flat Pack (PQFP-100 / R-PQFP-G100) industrial-grade package. The device integrates 192 macrocells organized as 12 Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA), with 64 programmable I/O lines, 7 dedicated inputs, and a guaranteed maximum clock frequency of 83.3 MHz.

What is a MAX 5000 EPLD? An EPLD (Erasable Programmable Logic Device) is a non-volatile, one-time-programmable (OTP) variant of a PLD that combines multiple PAL-like macrocells with a global interconnect matrix, occupying the mid-density position between classic PAL/GAL devices and modern FPGAs. The MAX 5000 family specifically targets glue-logic integration, bus decoding, state-machine control, and peripheral interfacing where deterministic 15 ns timing and zero in-system reprogrammability are acceptable.

Key features of the EPM5192AQI100-15 include 192 macrocells (384 product terms equivalent), 64 user I/O with 5V-tolerant interfaces, 7 dedicated input pins (total 72 logical inputs to the PIA), a 25 ns worst-case pin-to-pin propagation delay for the -15 speed grade, a 15 ns typical tpd, and 100% TTL-compatible I/O. The industrial (-15 I/Q) temperature range covers -40C to +85C, making this part suitable for factory-floor and outdoor-cabinet designs.

Architecturally, the device uses a Product Term Sharing Architecture (PTSA) where each macrocell can borrow unused product terms from neighboring macrocells, improving utilization over earlier PAL/GAL architectures. The PIA routes any LAB to any other LAB with a uniform predictable delay, simplifying timing closure. Programming is performed via a JTAG-style or legacy Altera programming algorithm using the MasterBlaster, ByteBlasterMV, or universal USB-Blaster hardware.

Typical applications include peripheral bus decoders (PCI/ISA glue logic), high-speed state machines, address decoding for 8/16/32-bit microprocessors, replacement of discrete 74LS/74F TTL logic, motor control sequencers, and industrial automation controllers. The 15 ns tpd comfortably drives 50 MHz synchronous logic with one clock of margin.

When designing with the EPM5192AQI100-15, remember that the 'I' suffix denotes industrial temperature grade and the '15' denotes the speed grade in nanoseconds. Ensure all unused I/O pins are left floating or tied to a defined logic level through the Quartus/MAX+PLUS II software configuration to minimize quiescent current and AC noise injection.

This page consolidates datasheet specifications, drop-in same-package alternatives, and application guidance curated by XAIPART engineers - synthesized content not found in the original Altera datasheet alone.

Аналоги без доработки для EPM5192AQI100-15 — тот же корпус, pin-to-pin совместимость. Компоненты в других корпусах, требующие переработки PCB, исключены.

Варианты в этой серии

Модели той же серии, совместимые без доработки с EPM5192AQI100-15 (тот же форм-фактор и посадочное место) — отличается по Package, Device Type, Technology, Mounting Type, Family.

Altera
Package: 100-pin PQFP (R-PQFP-G100)
Device Type: UV-Erasable / OTP Complex PLD (CPLD)
Technology: CMOS
Сравнить с EPM5192AQI100-15 →
Altera
Package: 100-lead PQFP (R-PQFP-G100)
Mounting Type: Surface Mount (PQFP)
Сравнить с EPM5192AQI100-15 →
Altera
Package: 100-pin PQFP (R-PQFP-G100)
Technology: CMOS, UV-erasable EPROM
Mounting Type: Surface Mount (PQFP)
Сравнить с EPM5192AQI100-15 →
Altera
Package: PQFP-100 (R-PQFP-G100)
Device Type: EPLD (Erasable PLD)
Mounting Type: Surface Mount
Сравнить с EPM5192AQI100-15 →
Intel
Package: 100-pin PQFP (JESD-30 code R-PQFP-G100)
Mounting Type: Surface Mount
Сравнить с EPM5192AQI100-15 →

Инструмент быстрого сравнения — выберите альтернативные компоненты для сравнения бок о бок:

EPM5192AQI100-20

✅ Прямая замена
Altera
📦 PQFP-100 (R-PQFP-G100)
MAX 5000 EPLD · EPM5192 · CMOS, UV-erasable EPROM · 20 ns (speed grade -20) · 12 · Programmable Interconnect Array (PIA) · 192 · 7

✓ В наличии

$18.9 / шт.

Открыть даташит →

EPM5192AQC100-15

✅ Прямая замена
Altera
📦 PQFP-100 (R-PQFP-G100)
Altera (now Intel) · MAX 5000 · UV-Erasable / OTP Complex PLD (CPLD) · CMOS · 192 · 12 · 25 ns (-15 speed grade) · 72

✓ В наличии

$9.95 / шт.

Открыть даташит →

EPM5192AQC100-20

✅ Прямая замена
Altera
📦 PQFP-100 (R-PQFP-G100)
MAX 5000 · Complex Programmable Logic Device (CPLD) · 192 · 66.7 MHz · 33 ns · 100-lead PQFP (R-PQFP-G100) · 0.65 mm · CMOS

✓ В наличии

$11.85 / шт.

Открыть даташит →

EPM5192AQM100-15

✅ Прямая замена
Altera
📦 PQFP-100 (R-PQFP-G100)
MAX 5000 · EPLD (Erasable PLD) · 12 · Product Term Sharing (PIA) · 64 · 7 · 72 · 25 ns

✓ В наличии

$16.2 / шт.

Открыть даташит →

EPM5192AQI100-15 Максимальные параметры и электрические характеристики

Family MAX 5000
Series MAX® 5000 EPLD
Device Type OT PLD (One-Time-Programmable EPLD), CMOS
Macrocells 192
Logic Array Blocks (LABs) 12
Programmable I/O Lines 64
Dedicated Inputs 7
Total Logical Inputs 72
Propagation Delay (tpd) 15 ns (speed grade -15)
Propagation Delay (max datasheet) 25 ns
Maximum Internal Frequency 83.3 MHz
Корпус PQFP-100 (R-PQFP-G100), 100-pin Plastic Quad Flat Pack
Operating Temperature Grade Industrial (-40C to +85C) - 'I' suffix
Programming Method JTAG via Altera programming hardware (ByteBlasterMV, USB-Blaster)
Technology CMOS, EPROM-based (UV-erasable on windowed versions, OTP on this part)

Конфигурация выводов EPM5192AQI100-15

QFP-100 Package Pinout Diagram QFP-100 14x14mm, P0.5mm, JEDEC MS-026. 1 25 QFP-100
Контакт 1 I/O — User I/O - bidirectional logic pin (shared with macrocell)
Контакт 2 I/O — User I/O - bidirectional logic pin
Контакт 3 I/O — User I/O - bidirectional logic pin
Контакт 4 I/O — User I/O - bidirectional logic pin
Контакт 5 I/O — User I/O - bidirectional logic pin
Контакт 6 I/O — User I/O - bidirectional logic pin
Контакт 7 I/O — User I/O - bidirectional logic pin
Контакт 8 I/O — User I/O - bidirectional logic pin
Контакт 9 GND — Ground reference
Контакт 10 I/O — User I/O - bidirectional logic pin
Контакт 11 I/O — User I/O - bidirectional logic pin
Контакт 12 I/O — User I/O - bidirectional logic pin
Контакт 13 I/O — User I/O - bidirectional logic pin
Контакт 14 I/O — User I/O - bidirectional logic pin
Контакт 15 I/O — User I/O - bidirectional logic pin
Контакт 16 I/O — User I/O - bidirectional logic pin
Контакт 17 I/O — User I/O - bidirectional logic pin
Контакт 18 I/O — User I/O - bidirectional logic pin
Контакт 19 I/O — User I/O - bidirectional logic pin
Контакт 20 I/O — User I/O - bidirectional logic pin
Контакт 21 I/O — User I/O - bidirectional logic pin
Контакт 22 I/O — User I/O - bidirectional logic pin
Контакт 23 I/O — User I/O - bidirectional logic pin
Контакт 24 I/O — User I/O - bidirectional logic pin
Контакт 25 I/O — User I/O - bidirectional logic pin
Контакт 26 VCC — +5V supply voltage
Контакт 27 I/O — User I/O - bidirectional logic pin
Контакт 28 I/O — User I/O - bidirectional logic pin
Контакт 29 I/O — User I/O - bidirectional logic pin
Контакт 30 I/O — User I/O - bidirectional logic pin
Контакт 31 I/O — User I/O - bidirectional logic pin
Контакт 32 I/O — User I/O - bidirectional logic pin
Контакт 33 I/O — User I/O - bidirectional logic pin
Контакт 34 I/O — User I/O - bidirectional logic pin
Контакт 35 I/O — User I/O - bidirectional logic pin
Контакт 36 I/O — User I/O - bidirectional logic pin
Контакт 37 I/O — User I/O - bidirectional logic pin
Контакт 38 I/O — User I/O - bidirectional logic pin
Контакт 39 I/O — User I/O - bidirectional logic pin
Контакт 40 I/O — User I/O - bidirectional logic pin
Контакт 41 I/O — User I/O - bidirectional logic pin
Контакт 42 I/O — User I/O - bidirectional logic pin
Контакт 43 I/O — User I/O - bidirectional logic pin
Контакт 44 GND — Ground reference
Контакт 45 I/O — User I/O - bidirectional logic pin
Контакт 46 I/O — User I/O - bidirectional logic pin
Контакт 47 I/O — User I/O - bidirectional logic pin
Контакт 48 I/O — User I/O - bidirectional logic pin
Контакт 49 I/O — User I/O - bidirectional logic pin
Контакт 50 I/O — User I/O - bidirectional logic pin
Контакт 51 I/O — User I/O - bidirectional logic pin
Контакт 52 I/O — User I/O - bidirectional logic pin
Контакт 53 I/O — User I/O - bidirectional logic pin
Контакт 54 I/O — User I/O - bidirectional logic pin
Контакт 55 I/O — User I/O - bidirectional logic pin
Контакт 56 I/O — User I/O - bidirectional logic pin
Контакт 57 I/O — User I/O - bidirectional logic pin
Контакт 58 I/O — User I/O - bidirectional logic pin
Контакт 59 I/O — User I/O - bidirectional logic pin
Контакт 60 I/O — User I/O - bidirectional logic pin
Контакт 61 I/O — User I/O - bidirectional logic pin
Контакт 62 I/O — User I/O - bidirectional logic pin
Контакт 63 I/O — User I/O - bidirectional logic pin
Контакт 64 I/O — User I/O - bidirectional logic pin
Контакт 65 I/O — User I/O - bidirectional logic pin
Контакт 66 I/O — User I/O - bidirectional logic pin
Контакт 67 I/O — User I/O - bidirectional logic pin
Контакт 68 I/O — User I/O - bidirectional logic pin
Контакт 69 I/O — User I/O - bidirectional logic pin
Контакт 70 VCC — +5V supply voltage
Контакт 71 I/O — User I/O - bidirectional logic pin
Контакт 72 I/O — User I/O - bidirectional logic pin
Контакт 73 I/O — User I/O - bidirectional logic pin
Контакт 74 I/O — User I/O - bidirectional logic pin
Контакт 75 I/O — User I/O - bidirectional logic pin
Контакт 76 I/O — User I/O - bidirectional logic pin
Контакт 77 I/O — User I/O - bidirectional logic pin
Контакт 78 I/O — User I/O - bidirectional logic pin
Контакт 79 I/O — User I/O - bidirectional logic pin
Контакт 80 I/O — User I/O - bidirectional logic pin
Контакт 81 I/O — User I/O - bidirectional logic pin
Контакт 82 I/O — User I/O - bidirectional logic pin
Контакт 83 I/O — User I/O - bidirectional logic pin
Контакт 84 I/O — User I/O - bidirectional logic pin
Контакт 85 I/O — User I/O - bidirectional logic pin
Контакт 86 GND — Ground reference
Контакт 87 I/O — User I/O - bidirectional logic pin
Контакт 88 I/O — User I/O - bidirectional logic pin
Контакт 89 I/O — User I/O - bidirectional logic pin
Контакт 90 I/O — User I/O - bidirectional logic pin
Контакт 91 I/O — User I/O - bidirectional logic pin
Контакт 92 I/O — User I/O - bidirectional logic pin
Контакт 93 I/O — User I/O - bidirectional logic pin
Контакт 94 I/O — User I/O - bidirectional logic pin
Контакт 95 I/O — User I/O - bidirectional logic pin
Контакт 96 I/O — User I/O - bidirectional logic pin
Контакт 97 I/O — User I/O - bidirectional logic pin
Контакт 98 I/O — User I/O - bidirectional logic pin
Контакт 99 I/O — User I/O - bidirectional logic pin
Контакт 100 I/O — User I/O - bidirectional logic pin

Типичное применение

EPM5192AQI100-15 подходит для 6 применениеs: Peripheral Bus Decoder (ISA/PCI Glue Logic), High-Speed State Machine Controller, Address Decoding for 8/16/32-bit Microprocessors, TTL Glue Logic Replacement, Motor Control Sequencer, Industrial Automation Controller.

🖥️

Peripheral Bus Decoder (ISA/PCI Glue Logic)

The EPM5192AQI100-15 fits ISA and PCI bus decoder applications because its 192 macrocells can absorb dozens of 74LS138/74F244 decoder functions into a single chip, while the 15 ns tpd comfortably meets ISA bus 8 MHz and PCI 33 MHz address-decode timing budgets. With 64 user I/O plus 7 dedicated inputs, the device handles 16-bit ISA address plus chip-select enable signals in one device. The industrial -40C to +85C temperature range supports factory-floor PCs. Power consumption is dominated by CMOS static current (~150 mA typical), simplifying thermal design in slot-card form factors. The PQFP-100 footprint is breadboard-friendly, easing legacy system maintenance.

🏭

High-Speed State Machine Controller

The EPM5192AQI100-15 suits high-speed state machine controllers because the 15 ns tpd and 83.3 MHz fMAX support synchronous state machines clocked at 50 MHz with one full clock of propagation margin. Its 192 macrocells accommodate 8-16 state FSMs plus registered output flags, while the LAB/PIA structure provides predictable timing regardless of macrocell utilization - critical for safety-relevant sequencing. Industrial temperature grade supports outdoor and factory-cabinet use. JTAG-based programming via Altera programming hardware simplifies field configuration. This part is widely used in motor control sequencers and protocol bridges.

🧩

Address Decoding for 8/16/32-bit Microprocessors

The EPM5192AQI100-15 is widely deployed for 8/16/32-bit microprocessor address decoding because its 64 I/O and 7 dedicated inputs can monitor a full 24-bit address bus plus control signals (AS, UDS, LDS, RW) in one device. The 15 ns propagation delay guarantees valid chip-select assertion within one 25 MHz 68k-cycle, or comfortably within 33 MHz ARM7 access windows. Industrial temperature grade suits embedded industrial PCs and outdoor telecom cabinets. The OTP EPROM architecture means firmware is locked at programming time - ideal for tamper-resistant or secure-boot decoder paths. The MAX+PLUS II / Quartus toolchain accepts Abel/VHDL/Verilog legacy designs.

🔧

TTL Glue Logic Replacement

The EPM5192AQI100-15 consolidates dozens of 74LS/74F/74ALS discrete TTL packages into one 100-pin PQFP because its 192 macrocells provide roughly 60-80 SSI/MSI-equivalent gate functions in a single IC. This reduces PCB area by 80%, cuts power consumption (5V CMOS static vs TTL bipolar), and improves reliability by eliminating interconnect solder joints. The 15 ns tpd matches 74F logic speed, and the 64 I/O directly drive TTL-level loads. Industrial temperature grade supports harsh environments where legacy TTL was used. The MAX 5000 architecture is deterministic, simplifying timing analysis vs FPGA alternatives.

🏭

Motor Control Sequencer

The EPM5192AQI100-15 drives motor control sequencer logic because its 192 macrocells encode commutation tables, PWM control timing, fault interlocks, and encoder interfaces in one device, while 15 ns tpd supports real-time current-loop control at 20 kHz PWM. The 64 user I/O accept quadrature encoder inputs plus H-bridge gate driver controls, while 7 dedicated inputs handle hardware fault signals with deterministic latency. Industrial -40C to +85C operation covers servo drive cabinets and outdoor pump controllers. The OTP architecture locks the safety interlock firmware, satisfying functional-safety documentation requirements. JTAG programming allows factory calibration of trip thresholds.

🏭

Industrial Automation Controller

The EPM5192AQI100-15 supports industrial automation controllers (PLC expansion modules, distributed I/O) because it integrates address decoding, I/O scanning, and protocol bridging in one 100-pin PQFP while meeting -40C to +85C industrial temperatures. The 192 macrocells handle Profibus/Modbus/CanOpen framing plus digital I/O multiplexing, while 15 ns tpd supports 1 ms deterministic scan cycles. 64 user I/O accommodate 32-point digital I/O modules plus fieldbus interfaces. The OTP EPROM architecture locks safety-critical firmware, supporting IEC 61131-3 functional safety requirements. The MAX 5000 family is widely deployed in legacy PLC platforms, simplifying spare-part qualification.

What is the EPM5192AQI100-15 and what family does it belong to?
The EPM5192AQI100-15 is a 192-macrocell CMOS EPLD from the Altera MAX® 5000 family, housed in a 100-pin PQFP package. According to the Altera MAX 5000 datasheet, it integrates 12 Logic Array Blocks (LABs) connected by a Programmable Interconnect Array (PIA), and is specified at the 15 ns speed grade with industrial temperature range. It targets glue-logic, bus decoding, and high-speed state-machine applications.
How many I/O pins does the EPM5192AQI100-15 have?
The EPM5192AQI100-15 provides 64 programmable I/O lines plus 7 dedicated input pins for a total of 72 logical inputs to the PIA. Per the Altera MAX 5000 datasheet, the I/O are 5V-tolerant with TTL-compatible thresholds, supporting direct interface to TTL, CMOS, and PCI bus signals without external transceivers.
What is the propagation delay of the EPM5192AQI100-15?
The EPM5192AQI100-15 has a 15 ns typical pin-to-pin propagation delay (the '-15' suffix denotes this speed grade) and a 25 ns worst-case maximum datasheet figure. Per Altera, this supports a guaranteed internal clock frequency of 83.3 MHz, which provides comfortable margin for 50 MHz synchronous logic and one-clock-cycle decode paths.
Is the EPM5192AQI100-15 still in production?
No, the EPM5192AQI100-15 is obsolete and not recommended for new designs (NRND/EOL). The MAX 5000 family was retired by Altera/Intel in the early 2000s and replaced by MAX 7000/MAX II families. Current stock is limited to authorized and independent distributors; lead times and pricing reflect scarcity, with typical 1-piece pricing around $38.50 as of 2026-09-12.
Where can I buy the EPM5192AQI100-15 today?
The EPM5192AQI100-15 can be purchased from authorized distributors carrying legacy Altera stock (Digi-Key, Mouser, Arrow legacy inventory), independent distributors (Microchip USA, FPGAkey, Vemeko), and surplus/aftermarket suppliers (Digiode, Seekic). Lead times vary from immediate shipment to 8-12 weeks depending on lot date code and factory original. As of 2026-09-12, current 1-piece price reference is approximately $38.50 USD.
What is the lead time for the EPM5192AQI100-15?
Lead time for the obsolete EPM5192AQI100-15 varies by distributor. Authorized-channel stock typically ships within 1-2 weeks, while independent distributors stocking traceable lots (with date code within 5 years) can ship immediately. Forecasts longer than 6 months should be sourced via franchised brokers because of allocation risk - as of 2026-09-12, this part is in allocation with extended lead times at some channels.
What is the difference between EPM5192AQI100-15 and EPM5192AQM100-15?
Both are 192-macrocell MAX 5000 EPLDs in 100-pin PQFP, but the EPM5192AQI100-15 is specified for industrial temperature range (-40C to +85C, 'I' suffix) while the EPM5192AQM100-15 is the military/extended grade variant ('M' suffix, typically -55C to +125C). According to Altera datasheets, both share identical 15 ns speed grade, 64 I/O, and 12 LABs - making them pin-compatible drops on the same PQFP-100 footprint.
Can I use EPM5192AQI100-15 in place of an EPM5192AQI100-20?
Yes, the EPM5192AQI100-15 (15 ns) is a faster, fully pin-compatible drop-in replacement for the EPM5192AQI100-20 (20 ns) on the same PQFP-100 footprint. Per Altera datasheets, the -15 grade is a superset of the -20 grade with identical functional specifications - the only difference is the guaranteed propagation delay. The faster part can always substitute the slower one.
Where can I download the EPM5192AQI100-15 datasheet PDF?
The original Altera EPM5192 datasheet is hosted at Alldatasheet (https://www.alldatasheet.com/datasheet-pdf/pdf/122504/ALTERA/EPM5192.html) as a 52-page PDF, and is mirrored on DigChip (https://www.digchip.com/datasheets/parts/datasheet/033/EPM5192.php). For modern development tool support, Altera/Intel also publishes MAX+PLUS II and Quartus legacy device support files which reference this datasheet for pin-out and timing.
Where can I find the EPM5192AQI100-15 pinout?
The 100-pin PQFP pinout for the EPM5192AQI100-15 is published in the Altera MAX 5000 datasheet (52-page PDF at Alldatasheet) - refer to the PQFP-100 (R-PQFP-G100) mechanical drawing and pin table. Quartus II / MAX+PLUS II design software also generates the pinout when the device is selected; for offline reference, the XAIPART package SVG diagram at the top of this page provides the same pin numbering.
What are the key specifications of EPM5192AQI100-15 that engineers should know?
Key specifications: 192 macrocells, 12 LABs, 64 user I/O plus 7 dedicated inputs (72 total logical inputs), 15 ns typical tpd, 83.3 MHz maximum internal frequency, 100-pin PQFP package, industrial -40C to +85C temperature range, 5V-tolerant TTL-compatible I/O, CMOS EPROM-based one-time-programmable architecture. The MAX 5000 datasheet confirms these as the headline figures for the -15 industrial variant.
What is the best Intel/Altera equivalent for EPM5192AQI100-15 in modern designs?
The closest modern Altera/Intel equivalent is the EPM570T100C5N (MAX II family, 570 logic elements, 100-pin EQFP package) which offers more density and lower power in a similar footprint, but with different pin assignments - requiring a board redesign. For a true footprint-compatible legacy alternative, the EPM5192AQC100-15 (commercial grade) or EPM5192AQC100-20 (commercial grade, slower) are drop-in options.
How does EPM5192AQI100-15 compare with MAX 7000 devices like EPM7256?
The EPM5192AQI100-15 (MAX 5000, 192 macrocells, 15 ns, PQFP-100) offers higher density than older MAX 7000 devices like the EPM7256 (256 macrocells, but in larger packages) but uses an older EPROM-based OTP architecture with no in-system programmability. Modern MAX II devices (EPM570) provide similar logic density with flash-based ISP, lower power, and JTAG programming, but at the cost of requiring a board redesign.
Is the EPM5192AQI100-15 suitable for new product designs in 2026?
No, the EPM5192AQI100-15 is not suitable for new product designs in 2026 because it is obsolete, with no long-term supply commitment from Intel/Altera. For new designs, choose MAX II (EPM570), MAX V (5M570ZT100C5N), or MAX 10 (10M02SCE144C8G) CPLDs which provide ISP, lower power, and active lifecycle support. The EPM5192AQI100-15 should only be used for legacy maintenance and existing production runs.

Справочные инженерные данные для EPM5192AQI100-15 — сравнение, рекомендации по проектированию и информация о соответствии.

Руководство по выбору

Choose the EPM5192AQI100-15 when you need a 192-macrocell MAX 5000 EPLD in PQFP-100 with industrial temperature range and 15 ns tpd for glue logic, bus decoding, or state-machine applications in factory-floor equipment. Choose the EPM5192AQI100-20 if your design does not require 15 ns timing (50 MHz synchronous logic) and you can accept 20 ns tpd - typically 10-15% lower cost. Choose the EPM5192AQC100-15 for commercial-temperature (indoor) designs where the industrial -40C to +85C qualification is unnecessary. Choose the EPM5192AQM100-15 for military/aerospace applications requiring -55C to +125C. All four parts share the same PQFP-100 (R-PQFP-G100) footprint, enabling PCB layout reuse across temperature/speed variants. For new designs, prefer MAX II (EPM570) or MAX V (5M570) which provide ISP, lower power, and active lifecycle support.

Сравнение с аналогами

Параметр Этот товар EPM5192AQI100-20 EPM5192AQC100-15 EPM5192AQC100-20 EPM5192AQM100-15
Package PQFP-100 (R-PQFP-G100) PQFP-100 (R-PQFP-G100) - same PQFP-100 (R-PQFP-G100) - same PQFP-100 (R-PQFP-G100) - same PQFP-100 (R-PQFP-G100) - same
Brand Intel (formerly Altera) Intel Intel Intel Intel
Macrocells 192 192 192 192 192
Speed Grade (tpd) 15 ns 20 ns (-33%) 15 ns (same) 20 ns (-33%) 15 ns (same)
Temperature Grade Industrial (-40C to +85C) Industrial (-40C to +85C) Commercial (0C to +70C) Commercial (0C to +70C) Military (-55C to +125C)
User I/O 64 64 64 64 64
LABs 12 12 12 12 12
Lifecycle Status Obsolete Obsolete Obsolete Obsolete Obsolete
Family MAX 5000 MAX 5000 MAX 5000 MAX 5000 MAX 5000

Ключевые отличия

  • Industrial temperature grade with 15 ns speed grade (против EPM5192AQC100-15)
  • Faster speed grade (15 ns) at industrial temperature (против EPM5192AQI100-20)
  • High macrocell density (192) with deterministic timing (против EPM5192AQC100-20)

Заметки по проектированию

PQFP-100 packages require careful PCB layout because the 0.5 mm lead pitch and 100-pin gull-wing leads are sensitive to solder bridging. Use a 4-mil solder mask dam between pads, IPC-SM-782 land patterns, and a reflow profile with a 60-90 second TAL above 220C. Place a 0.1 uF ceramic decoupling capacitor as close as possible to each VCC/GND pair (pins 26/44, 70/86) - the MAX 5000 family draws ~150 mA during high-frequency transitions and supply noise directly affects tpd variation.

All 64 user I/O pins are 5V TTL-compatible, but unused I/O should be configured in MAX+PLUS II / Quartus software as outputs driving a defined logic level (preferably low) rather than left floating. Floating I/O oscillate at intermediate voltages, increasing quiescent supply current by 2-5 mA per pin and injecting AC noise into adjacent signals. The 7 dedicated inputs (pins reserved in the die, accessed through specific package pins) must be tied to a defined logic level through external pull-up or pull-down resistors if not driven by a source.

The EPM5192AQI100-15 is an OTP (one-time-programmable) EPROM-based device - once programmed, it cannot be erased or re-programmed. Do NOT use engineering samples or pre-programmed parts for prototyping iterations; instead, use the JTAG programming interface with a windowed (ceramic) EPM5192GM device for development, then transition to the plastic OTP package for production. Also note that the MAX 5000 architecture does not support in-system programmability (ISP) - all programming must be done before PCB mounting via the Altera programming hardware (ByteBlasterMV or USB-Blaster).

Информация о соответствии

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
Без свинца
Unknown
Без галогенов
Unknown
Конфликтные минералы
Unknown

RoHS/REACH/lead-free compliance not stated in verified web data - this is a legacy 1990s Altera part predating widespread RoHS adoption. Mark [DATA_NEEDED] for confirmation. AEC-Q100 not applicable for legacy programmable logic.

Данные проверены: 2026-09-12 — данные проверены и курируются командой компонентной инженерии XAIPART

Похожие запросы

EPM5192AQI100-15 EPM5192AQI100-15 datasheet Altera MAX 5000 EPLD 192 macrocell CPLD PQFP-100 EPM5192AQI100-15 pinout EPM5192AQI100-15 vs EPM5192AQI100-20 EPM5192AQI100-15 drop-in replacement EPM5192AQI100-15 buy obsolete stock MAX 5000 OTP EPLD industrial grade EPM5192AQI100-15 ISA bus decoder Altera MAX 5000 glue logic replacement what is the propagation delay of EPM5192AQI100-15

Связанные компоненты & термины

Intel Altera EPM5192AQI100-15 MAX 5000 EPLD Erasable Programmable Logic Device OTP (One-Time-Programmable) CMOS EPROM PQFP-100 R-PQFP-G100 macrocell Logic Array Block (LAB) Programmable Interconnect Array (PIA) PIA Product Term Sharing Architecture TTL 5V logic JTAG ByteBlasterMV USB-Blaster MAX+PLUS II Quartus industrial temperature grade RoHS AEC-Q100
Быстрый запрос цены (RFQ)
Заполните все данные — наша команда продаж ответит в течение 24 часов
Артикул Производитель Корпус QTY Целевая цена Итого
Итого: $0.00 USD
✓
Запрос цены отправлен!

Мы ответим на ваш email в течение 24 часов

1
RFQ отправлен
2
Предложение получено
3
Заказ оформлен
4
Оплата
5
Отправлено
6
Доставлено
Просмотреть детали RFQ