AMD

XA3S50-4PQG208Q - 125 MHz Spartan-3 XA FPGA | AMD

Name: XA3S50-4PQG208Q - 125 MHz Spartan-3 XA FPGA | AMD
Brand: AMD
SKU: XA3S50-4PQG208Q

Артикул: XA3S50-4PQG208Q ✗ Снят с производства

1.2 V Vdss 17 standards Rds(on) 208-pin PQFP Package 125 MHz Speed

Запросить цену

MOQ: 1 |

Открыть datasheet (PDF) Смотреть аналоги

Количество

XA3S50-4PQG208Q Обзор

The AMD XA3S50-4PQG208Q is a Spartan-3 XA field-programmable gate array with 50,000 system gates, 192 configurable logic blocks, 1,728 logic cells, and a maximum operating frequency of 125 MHz. The device provides 124 user I/O pins in a 208-pin PQFP package and operates from a 1.2 V supply.

A field-programmable gate array is a semiconductor whose digital logic, memory, and I/O behavior are defined after manufacture through a configuration bitstream. Within the product hierarchy, the XA3S50-4PQG208Q is a Spartan-3 XA FPGA, combining configurable logic blocks, block RAM, programmable I/O standards, and dedicated configuration resources on one integrated device. This makes it useful when a fixed logic design must be updated without replacing the PCB.

Key features include support for 17 single-ended I/O standards and seven differential standards, including LVDS. The advance product specification lists a maximum data-transfer rate of 622 Mb/s per I/O. Digitally controlled on-chip termination is also identified in the supplied specification data, helping reduce external termination components on suitable high-speed interfaces. The -4 speed designation corresponds to the verified 125 MHz maximum operating frequency.

The device includes 73,728 bits of RAM, providing dedicated storage alongside the 1,728 logic cells. Its 124 user I/O pins provide substantial connectivity for control logic, data acquisition, communications, and general-purpose embedded processing. As an AEC-Q100-qualified automotive FPGA, it supports designs requiring a qualified programmable logic platform rather than a fixed-function controller.

Typical uses include automotive body and chassis electronics, industrial control modules, data-acquisition equipment, communication gateways, and embedded control systems. The combination of 125 MHz operation, 124 I/O, 73,728 RAM bits, and broad I/O-standard support suits designs that interface multiple external signal domains while retaining field-updatable configuration.

Designers should verify every voltage bank, I/O standard, clocking requirement, configuration interface, and power-budget assumption against the manufacturer datasheet before layout release. Because the supplied data does not provide a complete pin table, this page does not publish an inferred 208-pin mapping; use the manufacturer documentation for board-level implementation.

This page consolidates verified distributor specifications, automotive qualification information, sourcing data, and selection guidance. It also distinguishes available same-family alternatives by package and qualification, while explicitly identifying missing technical details instead of estimating unpublished pinout, timing, or power values.

Аналоги без доработки для XA3S50-4PQG208Q — тот же корпус, pin-to-pin совместимость. Компоненты в других корпусах, требующие переработки PCB, исключены.

Варианты в этой серии

Модели той же серии, совместимые без доработки с XA3S50-4PQG208Q (тот же форм-фактор и посадочное место) — отличается по Automotive Qualification, Device Type, Differential I/O Standards, Logic Cells, Package.

XA3S50-4PQG208I

Xilinx

Automotive Qualification: AEC-Q100 automotive-grade designation reported in verified source data

Device Type: Spartan-3A automotive field-programmable gate array (FPGA)

Differential I/O Standards: 7 standards, including LVDS

Сравнить с XA3S50-4PQG208Q →

XA3S50-4PQG208C

✅ Прямая замена ⚠️ Характеристики не проверены

📦 208-pin PQFP

Same 208-pin PQFP footprint, 1.2 V supply, and -4 speed grade; the C grade differs from the target's automotive-qualified Q grade in temperature or qualification classification.

📋 Справочный аналог (нет в каталоге)

XA3S50-4PQG208I

✅ Прямая замена ⚠️ Характеристики не проверены

Xilinx

📦 208-pin PQFP

Spartan-3A automotive field-programmable gate array (FPGA) · 50,000 gates · 1,728 logic elements · 192 CLBs · 73,728 bits · 124 I/O · 622 Mb/s · 1.2 V

Уточнить цену

Открыть даташит →

XA3S50-5PQG208Q

✅ Прямая замена ⚠️ Характеристики не проверены

📦 208-pin PQFP

Same 208-pin PQFP footprint and 1.2 V supply; the speed grade changes from the target's -4 class, verified at 125 MHz, to the higher -5 class.

📋 Справочный аналог (нет в каталоге)

XA3S50-6PQG208Q

✅ Прямая замена ⚠️ Характеристики не проверены

📦 208-pin PQFP

Same 208-pin PQFP footprint and 1.2 V supply; the -6 speed class is faster than the target's verified 125 MHz -4 class and therefore requires fresh timing validation.

📋 Справочный аналог (нет в каталоге)

XA3S50-4PQ208Q

✅ Прямая замена

📦 208-pin PQFP

Same Spartan-3 XA architecture, 208-pin PQFP footprint, 1.2 V supply, and -4 speed grade; the order code omits the target's G package-code character and requires manufacturer-order-code confirmation.

📋 Справочный аналог (нет в каталоге)

XA3S50-4PQG208Q Максимальные параметры и электрические характеристики

Device Type	Field Programmable Gate Array (FPGA)
FPGA Family	Spartan-3 XA
System Gates	50,000 gates
Configurable Logic Blocks	192 CLBs
Logic Cells	1,728 logic cells
Maximum Operating Frequency	125 MHz
User I/O Pins	124 I/O
On-Chip RAM	73,728 bits
Напряжение питания	1.2 V
Maximum Data Transfer Rate per I/O	622 Mb/s
Single-Ended I/O Standards	17 standards
Differential I/O Standards	7 standards
Differential I/O Support	LVDS
On-Chip Termination	Digitally Controlled
Корпус	208-pin PQFP
Package Pin Pitch	0.50 mm
Terminal Form	Gull wing
Package Shape	Square
Automotive Qualification	AEC-Q100 qualified

Руководство по цоколевке XA3S50-4PQG208Q в корпусе square

Цоколевка для XA3S50-4PQG208Q (корпус square). Эта цифровая ИС включает выводы GPIO, интерфейсы связи (UART, SPI, I2C) и выводы питания. Обратитесь к техническому описанию производителя для альтернативных функций выводов и вариантов конфигурации. Необходимо для проектирования встраиваемых систем и трассировки печатных плат.

Схема цоколевки корпуса square для XA3S50-4PQG208Q

Нет подробных данных о распиновке для XA3S50-4PQG208Q.

Обратитесь к даташиту для полной конфигурации выводов.

Типичное применение

XA3S50-4PQG208Q подходит для 6 применениеs: Automotive Body Control Module, Industrial Data-Acquisition System, Industrial Communication Gateway, Automotive Sensor Fusion Controller, Programmable Logic Control System, Video and Image Processing Controller.

🚗

Automotive Body Control Module

The XA3S50-4PQG208Q fits automotive body-control and chassis modules because it combines AEC-Q100 qualification with 124 user I/O pins, 1,728 logic cells, and a verified 125 MHz operating frequency. Its 73,728 RAM bits can hold configuration, diagnostic, and state data while programmable logic manages switches, lamps, door modules, and sensor inputs. The 17 single-ended and seven differential I/O standards give the module flexibility for mixed automotive signal domains. Engineers should allocate voltage banks carefully, qualify every interface for automotive EMC requirements, and confirm that the selected Spartan-3 XA bitstream and configuration method meet the vehicle-program lifecycle.

Рекомендуется

🏭

Industrial Data-Acquisition System

The XA3S50-4PQG208Q is suitable for industrial acquisition and test systems that need reconfigurable timing and multiple mixed-signal interfaces. Its 124 user I/O pins can connect sensors, counters, trigger logic, and communication transceivers, while 1,728 logic cells and 73,728 RAM bits support control, buffering, and stateful pipeline functions. The verified 125 MHz maximum frequency provides ample clocking margin for many acquisition architectures. Because the supplied data does not specify supported analog input ranges, designers must use external converters and condition the FPGA interface according to the manufacturer I/O-standard table.

Рекомендуется

SI4126-F-BMR · Skyworks Solutions TUSB2036VF · Texas Instruments ADV7177KSZ · Analog Devices

🌐

Industrial Communication Gateway

The XA3S50-4PQG208Q can implement protocol conversion and packet handling in an industrial communication gateway because its 124 I/O pins support several external interfaces while 73,728 RAM bits accommodate buffering. Its programmable fabric allows protocol-specific framing, filtering, and error handling to be updated independently of the PCB. The seven differential I/O standards, including LVDS, and the listed 622 Mb/s per-I/O capability can support suitable high-speed links after timing and signal-integrity analysis. A practical design should reserve separate voltage banks for incompatible standards and use the 125 MHz operating limit as the basis for initial clock planning.

Рекомендуется

LAN8742A-CZ · Microchip Technology LAN8720A-CP · Microchip Technology PCA9536DR · Texas Instruments

🖥️

Automotive Sensor Fusion Controller

The XA3S50-4PQG208Q can combine digital sensor inputs and control outputs in an automotive sensor-fusion controller. The 1,728 logic cells provide parallel logic for filtering, timestamp association, diagnostics, and fault handling, while the 124 I/O pins offer connectivity to external sensors and actuators. Its AEC-Q100 qualification is a significant advantage over an unqualified general-purpose FPGA, although system-level functional safety and environmental validation remain necessary. The designer should use the seven differential standards and LVDS support only where electrical, timing, and layout conditions are satisfied, and should separate incompatible voltage standards into correctly configured banks.

Рекомендуется

TCA4311DR · Texas Instruments BQ4845S-A4NTR · Texas Instruments ENC424J600-I/PT · Microchip Technology

🔧

Programmable Logic Control System

The XA3S50-4PQG208Q provides a flexible platform for programmable logic control where field updates are valuable and fixed wiring would otherwise require redesign. Its 192 CLBs and 1,728 logic cells can implement state machines, counters, interlocks, alarm logic, and timing functions, while 73,728 RAM bits support buffering and configuration data. A maximum operating frequency of 125 MHz supports fast control and data paths. Because the exact internal memory organization and I/O timing were not included in the supplied records, engineers must consult the manufacturer datasheet for block RAM, clock routing, and pin-specific timing before finalizing the control architecture.

Рекомендуется

ATMEGA64A-AU · Microchip Technology PCA9536DR · Texas Instruments BQ4802LYDWR · Texas Instruments

📺

Video and Image Processing Controller

The XA3S50-4PQG208Q can support lightweight video timing, pixel routing, test-pattern generation, or interface conditioning where the required throughput fits its 125 MHz operating limit and 124 I/O capacity. The seven differential standards and LVDS support are useful for compatible source-synchronous interfaces, while the fabric can implement line counters, synchronization, and control logic. However, the verified 73,728 RAM bits are relatively limited, so frame buffering normally requires external memory or a more capable FPGA. The design should include timing constraints, bank voltage planning, and controlled-impedance routing rather than treating the listed 622 Mb/s per-I/O figure as guaranteed system bandwidth.

Рекомендуется

ADV7177KSZ · Analog Devices ADV7171KSU · Analog Devices SI4113-D-GTR · Skyworks Solutions

Сводка рекомендуемых товаров

What are the key specifications of XA3S50-4PQG208Q that engineers should know?

The XA3S50-4PQG208Q is a Spartan-3 XA FPGA providing 50,000 system gates, 192 CLBs, 1,728 logic cells, 73,728 RAM bits, and 124 user I/O pins. According to the manufacturer datasheet and supplied distributor records, it supports a maximum operating frequency of 125 MHz, operates from 1.2 V, and is packaged in a 208-pin PQFP. Its 17 single-ended and seven differential I/O standards provide flexibility for mixed-speed board interfaces. The part is also identified as AEC-Q100 qualified for automotive applications.

Where can I download the XA3S50-4PQG208Q datasheet PDF?

The XA3S50-4PQG208Q datasheet and technical specifications are available through the listed manufacturer-reference and distributor resources. The supplied DigChip datasheet page provides electrical and mechanical information, while the DigiKey product entry links directly to Xilinx/AMD documentation. According to those sources, the device is a Spartan-3 XA FPGA with 1,728 logic cells, 192 CLBs, 73,728 RAM bits, 124 user I/O pins, and a 125 MHz maximum operating frequency. Download the manufacturer document rather than relying on a distributor-generated summary for pinout and timing details.

Where can I find the XA3S50-4PQG208Q pinout?

The authoritative XA3S50-4PQG208Q pinout must be taken from the manufacturer datasheet because the supplied verified records do not expose the individual 208 pin names and numbers. The package information confirms a 208-pin PQFP with gull-wing terminals, a square body, and 0.50 mm pitch. The DigiKey and DigChip entries provide access to the relevant documentation. Because the XAIPART package-diagram library does not contain a verified 208-pin PQFP drawing, this page uses a generic package illustration and publishes no inferred pin map, preventing incorrect assignments on a 208-pad footprint.

What is the price of XA3S50-4PQG208Q?

The verified unit price for XA3S50-4PQG208Q is $87.92 per piece as of 2026-10-29. That price appears in the supplied Verified Electronics listing, while other authorized-marketplace results request a current quote because semiconductor pricing changes with market conditions. The five displayed quantity tiers retain the same verified price because no additional bulk-price table was supplied. Buyers should request an authorized-distributor quotation for production quantities and should separately confirm tax, shipping, lead time, and date-code requirements.

Where can I buy XA3S50-4PQG208Q online?

XA3S50-4PQG208Q can be purchased through electronic distributors listed in the verified search results, including DigiKey, Octopart, RayPCB, Xecor, and Verified Electronics. The Verified Electronics result lists a $87.92 unit price as of 2026-10-29, while Octopart compares seven distributor sources for availability and pricing. For production procurement, request current pricing, inventory, factory allocation, and traceability directly from an authorized AMD/Xilinx distributor. Availability can change quickly for legacy programmable-logic devices, so purchase approval should not rely on a cached distributor page.

What is the lead time for XA3S50-4PQG208Q?

The verified sources do not provide a fixed factory lead time for XA3S50-4PQG208Q as of 2026-10-29. Octopart reports comparison data from seven distributors, but the supplied result does not expose a uniform lead-time value, and RayPCB specifically requests current pricing from authorized Xilinx/AMD distributors. Because this is a mature Spartan-3 XA FPGA with an identified $87.92 market listing, actual delivery timing must be confirmed for the selected channel. Ask the distributor to state backlog quantity, scheduled ship date, and whether any units are factory-new, refurbished, or excess stock.

Is XA3S50-4PQG208Q in stock?

Stock is not established consistently by the supplied XA3S50-4PQG208Q records as of 2026-10-29. DigiKey states that the component can be purchased and shipped, while Octopart compares seven distributors, but neither result supplies a verifiable quantity for this exact MPN. The verified $87.92 listing also indicates samples are available, which does not by itself confirm production inventory. Request a firm stock confirmation and reserved quantity from the distributor before committing a build schedule. XAIPART therefore uses BackOrder availability in its structured offer rather than claiming unverified InStock status.

What can replace XA3S50-4PQG208Q?

The closest verified drop-in choices are same-family Spartan-3 XA devices using the same 208-pin PQFP footprint, including speed-grade and temperature-grade variants. A replacement should preserve the 1.2 V supply, 124-I/O arrangement, configuration interface, power-up behavior, and automotive qualification requirements. According to the manufacturer datasheet reference supplied for the target, the -4 grade operates up to 125 MHz. Changing to a faster speed grade may change timing closure, while changing the temperature qualification may affect automotive production approval. Always compare the complete pin table, bitstream support, and qualification records.

Is XA3S50-4PQG208Q suitable for automotive applications?

Yes, the XA3S50-4PQG208Q is identified as an AEC-Q100-qualified Spartan-3 XA FPGA for automotive applications. The supplied Microchip USA product data confirms the qualification and describes a device with 124 user I/O pins in a 208-pin PQFP package. The target also supports 17 single-ended and seven differential I/O standards, including LVDS, with a maximum data-transfer rate of 622 Mb/s per I/O. Qualification does not remove the need to validate the complete subsystem for EMC, temperature, shock, vibration, functional safety, and production-change requirements.

When should I choose XA3S50-4PQG208Q over a faster Spartan-3 XA speed grade?

Choose the XA3S50-4PQG208Q when its verified 125 MHz maximum operating frequency provides adequate timing margin and preserving the -4 grade simplifies qualification or tool constraints. The same-package -5 alternative offers a higher performance grade for designs with more demanding clocking, but its different speed rating must be treated as a deliberate change rather than an automatic substitution. According to the verified product records, both devices share the 208-pin PQFP architecture and 1.2 V supply. Select the faster grade only after static timing analysis confirms the complete design.

Is XA3S50-4PQG208Q the same as XA3S50-4PQG208C?

No, the final order-code suffix normally distinguishes the qualification or temperature grade, so XA3S50-4PQG208C should not be treated as identical to XA3S50-4PQG208Q. Both use the same 208-pin PQFP family and -4 speed designation, but the difference can matter to automotive production. The supplied target data identifies XA3S50-4PQG208Q as AEC-Q100 qualified. According to manufacturer ordering information, the alternative C variant should be selected only after checking its temperature and qualification records against the system requirements.

What is the best AMD equivalent for XA3S50-4PQG208Q?

The best AMD-family equivalent is the same Spartan-3 XA device with the required speed and qualification suffix in the 208-pin PQFP package. XA3S50-4PQG208C is the closest same-footprint variant when a different grade is acceptable, while XA3S50-5PQG208Q is the relevant faster-speed alternative if timing requires it. The verified cross-reference results did not identify a cross-brand drop-in FPGA, so no foreign-manufacturer substitute is claimed. The target’s 124 user I/O, 1.2 V supply, configuration method, bitstream, and AEC-Q100 status must all be verified before replacement.

XA3S50-4PQG208Q vs XA3S50-5PQG208Q: which is better for a timing-critical design?

The XA3S50-5PQG208Q is the better choice for a timing-critical design only after timing analysis demonstrates that the target’s -4 grade cannot close the required clock frequency. The XA3S50-4PQG208Q has a verified maximum operating frequency of 125 MHz, while the -5 part represents the next higher same-family speed grade. According to the manufacturer ordering framework, the device speed grade is embedded in the MPN. Both alternatives use the 208-pin PQFP footprint and the same 1.2 V architecture, but qualification and timing margins must be reassessed.

What is the difference between XA3S50-4PQG208Q and XA3S50-4PQG208I?

The primary verified distinction is the final grade suffix: the target XA3S50-4PQG208Q is identified as AEC-Q100 qualified, whereas the I variant represents a different manufacturer-defined grade option. Both retain the same Spartan-3 XA device family, -4 speed grade, 1.2 V supply, and 208-pin PQFP footprint. According to the manufacturer ordering information, the grade suffix affects temperature or qualification attributes rather than the basic package dimensions. An I-grade device may be suitable for industrial temperature requirements, but it should not replace an automotive-qualified target without a formal qualification review.

How much I/O and memory does the XA3S50-4PQG208Q provide?

The XA3S50-4PQG208Q provides 124 user I/O pins and 73,728 bits of on-chip RAM, together with 1,728 logic cells organized into 192 CLBs. According to the verified DigiKey and Microchip USA product records, the device also supports 17 single-ended and seven differential I/O standards, including LVDS. The maximum stated data-transfer rate is 622 Mb/s per I/O, but real throughput remains dependent on clocking, voltage standards, timing constraints, and fabric routing. I/O count alone does not guarantee that every selected interface can operate concurrently at its theoretical maximum.

Can XA3S50-4PQG208Q interface with LVDS and other high-speed I/O standards?

Yes, the XA3S50-4PQG208Q supports LVDS as one of seven differential I/O standards and supports 17 single-ended standards in total. The supplied advance product specification also lists a maximum transfer rate of 622 Mb/s per I/O and digitally controlled on-chip termination. According to that specification, these features support high-speed board-level links while potentially reducing external termination requirements. Actual LVDS operation still requires correct supply voltage, pin-compatible data-sheet constraints, controlled-impedance routing, suitable clocking, and signal-integrity validation on the assembled board.

Справочные инженерные данные для XA3S50-4PQG208Q — сравнение, рекомендации по проектированию и информация о соответствии.

Руководство по выбору

Choose the XA3S50-4PQG208Q when the design specifically requires the verified 125 MHz Spartan-3 XA device, 124 user I/O pins, 73,728 RAM bits, 1.2 V operation, and AEC-Q100 qualification in a 208-pin PQFP. The -4 speed class provides a defined timing target and avoids introducing a faster-grade migration into an already qualified design. Select XA3S50-4PQG208C or XA3S50-4PQG208I only when their grade-specific qualification and temperature records meet the system requirements. Consider XA3S50-5PQG208Q or XA3S50-6PQG208Q when higher performance is required and timing analysis supports the change. Use XA3S50-4PQ208Q only after confirming the order code and package-related attributes against AMD/Xilinx documentation. No cross-brand drop-in replacement was verified, and larger Spartan-3 devices must not be assumed to be interchangeable.

Сравнение с аналогами

Параметр	Этот товар	XA3S50-4PQG208C	XA3S50-4PQG208I	XA3S50-5PQG208Q	XA3S50-6PQG208Q	XA3S50-4PQ208Q
Package	208-pin PQFP	208-pin PQFP - same	208-pin PQFP - same	208-pin PQFP - same	208-pin PQFP - same	208-pin PQFP - same
Brand	AMD	AMD	AMD	AMD	AMD	AMD
FPGA Family	Spartan-3 XA	Spartan-3 XA	Spartan-3 XA	Spartan-3 XA	Spartan-3 XA	Spartan-3 XA
Speed Grade	-4	-4	-4	-5	-6	-4
Supply Voltage	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V
System Gates	50,000 gates	50,000 gates	50,000 gates	50,000 gates	50,000 gates	50,000 gates
Logic Cells	1,728 logic cells	1,728 logic cells	1,728 logic cells	1,728 logic cells	1,728 logic cells	1,728 logic cells
User I/O Pins	124 I/O	124 I/O	124 I/O	124 I/O	124 I/O	124 I/O

Ключевые отличия

Automotive qualification in the selected order code (против XA3S50-4PQG208C)
Verified 125 MHz operating class (против XA3S50-5PQG208Q)
Documented unit-price reference for procurement (против XA3S50-4PQ208Q)

Заметки по проектированию

Use the manufacturer package drawing to define the 208-pin PQFP land pattern, solder-mask expansion, and paste apertures; the supplied data confirms a 0.50 mm terminal pitch but does not provide dimensions or exposed-pad details. Match the exact XA3S50 ordering code before releasing the footprint, and verify pin 1 orientation against the package drawing and PCB assembly documentation. Because the XAIPART package library has no validated 208-pin PQFP illustration, do not rely on a generic drawing for manufacturing dimensions.

Plan the 1.2 V core rail and all I/O voltage banks independently after checking the manufacturer power table. The verified records do not specify static current, dynamic current, startup sequencing, or supply tolerances, so those values must not be estimated. Use local decoupling and adequate plane connectivity, and verify sequencing against the configuration requirements. If the selected alternative changes only the speed or qualification suffix, retain the same validated power architecture unless the manufacturer documentation states otherwise.

Plan LVDS and other differential interfaces with controlled-impedance routing, matched pair lengths, appropriate reference planes, and receiver placement that avoids stubs. Although the advance specification lists 622 Mb/s per I/O, this is not a guaranteed application throughput. Validate each interface against its voltage standard, clock topology, timing constraints, and the manufacturer's I/O guidance. Use digitally controlled termination only on pins and configurations explicitly supported by the datasheet.

Do not treat the XA3S50, XA3S400, or XA3S500E family names as interchangeable solely because some use a 208-pin PQFP. Resource counts, supported I/O standards, bitstreams, speed grades, and qualification can differ. For an exact substitution, compare the manufacturer ordering information, pin table, electrical limits, configuration method, and AEC-Q100 records. The supplied evidence does not establish XA3S400-4PQG208Q or XA3S500E-4PQG208Q as drop-in replacements, so neither is listed as an alternative.

Информация о соответствии

RoHS

Unknown

REACH

Unknown

AEC-Q100

Qualified

Без свинца

Unknown

Без галогенов

Unknown

Конфликтные минералы

Unknown

The supplied Microchip USA product result explicitly identifies the XA3S50-4PQG208Q as AEC-Q100 qualified. No explicit RoHS, REACH, lead-free, halogen-free, or conflict-minerals declarations were included in the verified data.

Данные проверены: 2026-10-29 — данные проверены и курируются командой компонентной инженерии XAIPART

Источники: Octopart, Distributor, Manufacturer Datasheet, Distributor, Distributor, Distributor, Distributor, Distributor, Distributor, Octopart, Distributor, Distributor, Distributor, Distributor

Связанные компоненты & термины

AMD Xilinx XA3S50-4PQG208Q Spartan-3 XA XA3S50-4PQG208C XA3S50-4PQG208I XA3S50-5PQG208Q XA3S50-6PQG208Q XA3S50-4PQ208Q field-programmable gate array FPGA configurable logic block CLB logic cell block RAM surface mount PQFP-208 LVDS AEC-Q100 1.2 V 125 MHz 124 user I/O 73,728 bits 622 Mb/s