EP20K600CB652C8N vs EP20K600CB652C-8 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP20K600CB652C8N sa pamamagitan ng Altera at EP20K600CB652C-8 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP20K600CB652C8N EP20K600CB652C-8
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family APEX 20KC APEX 20KC (MultiCore)
Device Type Loadable PLD / FPGA —
System Gates 600,000 —
Logic Elements 24,320 cells 24,320
Embedded Memory 311,296 bits —
User I/O Pins 488 —
Dedicated Inputs 4 —
Outputs 480 —
Propagation Delay (typ.) 1.48 ns —
Pin-to-Pin Timing 1.78 ns —
Internal Frequency (typ.) 301.21 MHz —
Core Supply Voltage 1.8 V nominal (1.71 V to 1.89 V) —
Process Technology 0.18 µm all-layer copper-metal —
Speed Grade C8 -8 (slowest, most timing margin)
Temperature na Operasyon 0 °C to 85 °C (commercial) 0 C to 85 C (commercial)
Packhaging 652-ball LBGA, 45 x 45 mm, 1.27 mm pitch 652-BGA (LBGA, 45 x 45 mm, 1.27 mm pitch)
Uri ng Pagpapasok Surface Mount (BGA) Surface Mount (thermally enhanced)
Architecture MultiCore LUT + Embedded System Blocks (ESB) —
Pin-Compatible With APEX 20KE family —
Tindminan RoHS unknown —
Series — APEX 20KC
Typical Gates — 600,000
Embedded RAM — 311,296 bits
User I/Os — 488
Propagation Delay — 1.48 ns (per published source)
VCCIO Options — 1.8 V / 2.5 V / 3.3 V
Process — 0.15 µm all-layer copper metal
PCI Compliance — PCI Local Bus Rev 2.2 at 33/66 MHz, 32/64-bit
Memory Interface Support — DDR SDRAM, ZBT SRAM, QDR SRAM, LVDS
Configuration — Enhanced (EPC) bitstream

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita