EP2A25B652C7 vs EP2A25F672C7N Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP2A25B652C7 sa pamamagitan ng Intel at EP2A25F672C7N sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP2A25B652C7 EP2A25F672C7N
Brand Intel Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family APEX II APEX II
Logic Elements Approximately 25,000 LE 24,320 cells
Embedded System Blocks (ESBs) [DATA_NEEDED: ESB count] —
Maximum User I/O Pins 488 —
Packhaging 652-ball FineLine BGA —
Speed Grade -7 —
Core Voltage 1.5 V —
I/O Bank Voltage 1.5 V / 1.8 V / 2.5 V / 3.3 V —
RAM Bits (approx.) 40,960 —
PLLs 4 Up to 4
Supported I/O Standards LVTTL, LVCMOS, SSTL, LVDS —
Configuration Method JTAG / Passive Serial / Active Serial —
Boundary Scan IEEE 1149.1 compliant —
Design Software Quartus II —
Tindminan RoHS [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS compliance]
Temperature na Operasyon Commercial 0C to +85C 0 °C to 85 °C (commercial)
System Gates — Approximately 900,000
User I/Os — 492
Propagation Delay (tPD) — 1.69 ns
Internal Operating Frequency — Up to 500 MHz
Core Voltage (VCCINT) — 1.5 V
Process Technology — 0.15 µm all-layer copper (up to 8 metal layers)
Logic Family — CMOS
Package Type — 672-ball FC-FBGA (FineLine BGA)
Package Body Size — 27 x 27 mm
Ball Pitch — 1.0 mm
High-Speed I/O Support — True-LVDS, LVPECL, PCML, HyperTransport up to 1 Gbps
Programmable Logic Type — Loadable PLD (in-system programmable)
Embedded Memory — Embedded System Blocks (ESB) configurable as dual-port RAM/ROM
Uri ng Pagpapasok — Surface Mount

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita